You copied the Doc URL to your clipboard.

ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

The ID_AA64MMFR0_EL1 characteristics are:

Purpose

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1.

Configuration

Attributes

ID_AA64MMFR0_EL1 is a 64-bit register.

Field descriptions

The ID_AA64MMFR0_EL1 bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
RES0ExSTGran4_2TGran64_2TGran16_2
TGran4TGran64TGran16BigEndEL0SNSMemBigEndASIDBitsPARange
313029282726252423222120191817161514131211109876543210

Bits [63:48]

Reserved, RES0.

ExS, bits [47:44]

From Armv8.5:

Support for disabling context synchronising exception entry and exit. Defined values are:

ExSMeaning
0b0000

All exception entries and exits are context synchronization events.

0b0001

Non-context synchronising exception entry and exit are supported.

All other values are reserved.

ARMv8.5-CSEH implements the functionality identified by the value 0b0001.


Otherwise:

Reserved, RES0.

TGran4_2, bits [43:40]

From Armv8.5:

Support for 4KB memory granule size for stage 2. Defined values are:

TGran4_2Meaning
0b0000

4KB Stage 2 granule is identified in the TGran4 field

0b0001

4KB granule not supported at stage 2

0b0010

4KB granule supported at stage 2

All other values are reserved.

The 0b0000 value is deprecated.


Otherwise:

Reserved, RES0.

TGran64_2, bits [39:36]

From Armv8.5:

Support for 64KB memory granule size for stage 2. Defined values are:

TGran64_2Meaning
0b0000

64KB Stage 2 granule is identified in the TGran64 field

0b0001

64KB granule not supported at stage 2

0b0010

64KB granule supported at stage 2

All other values are reserved.

The 0b0000 value is deprecated.


Otherwise:

Reserved, RES0.

TGran16_2, bits [35:32]

From Armv8.5:

Support for 16KB memory granule size for stage 2. Defined values are:

TGran16_2Meaning
0b0000

16KB Stage 2 granule is identified in the TGran16 field

0b0001

16KB granule not supported at stage 2

0b0010

16KB granule supported at stage 2

All other values are reserved.

The 0b0000 value is deprecated.


Otherwise:

Reserved, RES0.

TGran4, bits [31:28]

Support for 4KB memory translation granule size. Defined values are:

TGran4Meaning
0b0000

4KB granule supported.

0b1111

4KB granule not supported.

All other values are reserved.

TGran64, bits [27:24]

Support for 64KB memory translation granule size. Defined values are:

TGran64Meaning
0b0000

64KB granule supported.

0b1111

64KB granule not supported.

All other values are reserved.

TGran16, bits [23:20]

Support for 16KB memory translation granule size. Defined values are:

TGran16Meaning
0b0000

16KB granule not supported.

0b0001

16KB granule supported.

All other values are reserved.

BigEndEL0, bits [19:16]

Mixed-endian support at EL0 only. Defined values are:

BigEndEL0Meaning
0b0000

No mixed-endian support at EL0. The SCTLR_EL1.E0E bit has a fixed value.

0b0001

Mixed-endian support at EL0. The SCTLR_EL1.E0E bit can be configured.

All other values are reserved.

This field is invalid and is RES0 if the BigEnd field, bits [11:8], is not 0b0000.

SNSMem, bits [15:12]

Secure versus Non-secure Memory distinction. Defined values are:

SNSMemMeaning
0b0000

Does not support a distinction between Secure and Non-secure Memory.

0b0001

Does support a distinction between Secure and Non-secure Memory.

All other values are reserved.

BigEnd, bits [11:8]

Mixed-endian configuration support. Defined values are:

BigEndMeaning
0b0000

No mixed-endian support. The SCTLR_ELx.EE bits have a fixed value. See the BigEndEL0 field, bits[19:16], for whether EL0 supports mixed-endian.

0b0001

Mixed-endian support. The SCTLR_ELx.EE and SCTLR_EL1.E0E bits can be configured.

All other values are reserved.

ASIDBits, bits [7:4]

Number of ASID bits. Defined values are:

ASIDBitsMeaning
0b0000

8 bits.

0b0010

16 bits.

All other values are reserved.

PARange, bits [3:0]

Physical Address range supported. Defined values are:

PARangeMeaning
0b0000

32 bits, 4GB.

0b0001

36 bits, 64GB.

0b0010

40 bits, 1TB.

0b0011

42 bits, 4TB.

0b0100

44 bits, 16TB.

0b0101

48 bits, 256TB.

0b0110

52 bits, 4PB.

All other values are reserved.

The value 0b0110 is permitted only if the implementation includes ARMv8.2-LPA, otherwise it is reserved.

Accessing the ID_AA64MMFR0_EL1

Accesses to this register use the following encodings:

MRS <Xt>, ID_AA64MMFR0_EL1

op0op1CRnCRmop2
0b110b0000b00000b01110b000
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64MMFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64MMFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64MMFR0_EL1;
              


Was this page helpful? Yes No