AMPIDR4, Activity Monitors Peripheral Identification Register 4
The AMPIDR4 characteristics are:
Provides information to identify an activity monitors component.
For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
The power domain of AMPIDR4 is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMPIDR4 are RES0.
AMPIDR4 is a 32-bit register.
The AMPIDR4 bit assignments are:
SIZE, bits [7:4]
Size of the component. Log2 of the number of 4KB pages from the start of the component to the end of the component ID registers.
This field reads as 0b0000.
DES_2, bits [3:0]
Designer. JEP106 continuation code, least significant nibble.
The value of this field is IMPLEMENTATION DEFINED. For Arm Limited, this field is 0b0100.
Accessing the AMPIDR4
AMPIDR4 can be accessed through the memory-mapped interfaces:
Accesses on this interface are RO.