You copied the Doc URL to your clipboard.

CTIOUTEN<n>, CTI Input Channel to Output Trigger Enable registers, n = 0 - 31

The CTIOUTEN<n> characteristics are:

Purpose

Defines which input channels generate output trigger n.

Configuration

CTIOUTEN<n> is in the Debug power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

If output trigger n is not connected, the behavior of CTIOUTEN<n> is IMPLEMENTATION DEFINED.

Attributes

CTIOUTEN<n> is a 32-bit register.

Field descriptions

The CTIOUTEN<n> bit assignments are:

313029282726252423222120191817161514131211109876543210
OUTEN<x>, bit [x]

OUTEN<x>, bit [x], for x = 0 to 31

Input channel <x> to output trigger <n> enable.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

OUTEN<x>Meaning
0b0

An event on input channel <x> will not cause output trigger <n> to be asserted.

0b1

An event on input channel <x> will cause output trigger <n> to be asserted.

On a External debug reset, this field resets to an architecturally UNKNOWN value.

Accessing the CTIOUTEN<n>

CTIOUTEN<n> can be accessed through the external debug interface:

ComponentOffsetInstance
CTI0x0A0 + 4nCTIOUTEN<n>

This interface is accessible as follows:

  • When SoftwareLockStatus() accesses to this register are RO.
  • When !SoftwareLockStatus() accesses to this register are RW.


Was this page helpful? Yes No