You copied the Doc URL to your clipboard.

MOV (immediate, predicated)

Move signed integer immediate to vector elements (predicated).

Move a signed integer immediate to each active element in the destination vector. Inactive elements in the destination vector register remain unmodified or are set to zero, depending on whether merging or zeroing predication is selected.

The immediate operand is a signed value in the range -128 to +127, and for element widths of 16 bits or higher it may also be a signed multiple of 256 in the range -32768 to +32512 (excluding 0).

The immediate is encoded in 8 bits with an optional left shift by 8. The preferred disassembly when the shift option is specified is "#<simm8>, LSL #8". However an assembler and disassembler may also allow use of the shifted 16-bit value unless the immediate is 0 and the shift amount is 8, which must be unambiguously described as "#0, LSL #8".

This is an alias of CPY (immediate). This means:

  • The encodings in this description are named to match the encodings of CPY (immediate).
  • The description of CPY (immediate) gives the operational pseudocode for this instruction.

313029282726252423222120191817161514131211109876543210
00000101size01Pg0Mshimm8Zd

SVE

MOV <Zd>.<T>, <Pg>/<ZM>, #<imm>{, <shift>}

is equivalent to

CPY <Zd>.<T>, <Pg>/<ZM>, #<imm>{, <shift>}

and is always the preferred disassembly.

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T> Is the size specifier, encoded in size:
size <T>
00 B
01 H
10 S
11 D
<Pg>

Is the name of the governing scalable predicate register, encoded in the "Pg" field.

<ZM> Is the predication qualifier, encoded in M:
M <ZM>
0 Z
1 M
<imm>

Is a signed immediate in the range -128 to 127, encoded in the "imm8" field.

<shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in sh:
sh <shift>
0 LSL #0
1 LSL #8

Operation

The description of CPY (immediate) gives the operational pseudocode for this instruction.