You copied the Doc URL to your clipboard.

VBIC (immediate)

Vector Bitwise Bit Clear (immediate) performs a bitwise AND between a register value and the complement of an immediate value, and returns the result into the destination vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be undefined, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

This instruction is used by the pseudo-instruction VAND (immediate).

It has encodings from the following instruction sets: A32 ( A1 and A2 ) and T32 ( T1 and T2 ) .

A1

313029282726252423222120191817161514131211109876543210
1111001i1D000imm3Vd0xx10Q11imm4
cmode

64-bit SIMD vector (Q == 0)

VBIC{<c>}{<q>}.I32 {<Dd>,} <Dd>, #<imm>

128-bit SIMD vector (Q == 1)

VBIC{<c>}{<q>}.I32 {<Qd>,} <Qd>, #<imm>

if cmode<0> == '0' || cmode<3:2> == '11' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('1', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

A2

313029282726252423222120191817161514131211109876543210
1111001i1D000imm3Vd10x10Q11imm4
cmode

64-bit SIMD vector (Q == 0)

VBIC{<c>}{<q>}.I16 {<Dd>,} <Dd>, #<imm>

128-bit SIMD vector (Q == 1)

VBIC{<c>}{<q>}.I16 {<Qd>,} <Qd>, #<imm>

if cmode<0> == '0' || cmode<3:2> == '11' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('1', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

T1

15141312111098765432101514131211109876543210
111i11111D000imm3Vd0xx10Q11imm4
cmode

64-bit SIMD vector (Q == 0)

VBIC{<c>}{<q>}.I32 {<Dd>,} <Dd>, #<imm>

128-bit SIMD vector (Q == 1)

VBIC{<c>}{<q>}.I32 {<Qd>,} <Qd>, #<imm>

if cmode<0> == '0' || cmode<3:2> == '11' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('1', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

T2

15141312111098765432101514131211109876543210
111i11111D000imm3Vd10x10Q11imm4
cmode

64-bit SIMD vector (Q == 0)

VBIC{<c>}{<q>}.I16 {<Dd>,} <Dd>, #<imm>

128-bit SIMD vector (Q == 1)

VBIC{<c>}{<q>}.I16 {<Qd>,} <Qd>, #<imm>

if cmode<0> == '0' || cmode<3:2> == '11' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('1', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

Related encodings: See Advanced SIMD one register and modified immediate for the T32 instruction set, or Advanced SIMD one register and modified immediate for the A32 instruction set.

Assembler Symbols

<c>

For encoding A1 and A2: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<Qd>

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd>

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<imm>

Is a constant of the specified type that is replicated to fill the destination register. For details of the range of constants available and the encoding of <imm>, see Modified immediate constants in T32 and A32 Advanced SIMD instructions.

The I8, I64, and F32 data types are permitted as pseudo-instructions, if the immediate can be represented by this instruction, and are encoded using a permitted encoding of the I16 or I32 data type.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = D[d+r] AND NOT(imm64);

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

  • The execution time of this instruction is independent of:
    • The values of the data supplied in any of its registers.
    • The values of the NZCV flags.
  • The response of this instruction to asynchronous exceptions does not vary based on:
    • The values of the data supplied in any of its registers.
    • The values of the NZCV flags.