You copied the Doc URL to your clipboard.

## VACLT

Vector Absolute Compare Less Than takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This is a pseudo-instruction of VACGT. This means:

• The encodings in this description are named to match the encodings of VACGT.
• The assembler syntax is used only for assembly, and is not used on disassembly.
• The description of VACGT gives the operational pseudocode for this instruction.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

### A1

 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 0 0 1 1 0 D 1 sz Vn Vd 1 1 1 0 N Q M 1 Vm op

#### 64-bit SIMD vector (Q == 0)

VACLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>

#### 128-bit SIMD vector (Q == 1)

VACLT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>

### T1

 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 1 0 D 1 sz Vn Vd 1 1 1 0 N Q M 1 Vm op

#### 64-bit SIMD vector (Q == 0)

VACLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>

#### 128-bit SIMD vector (Q == 1)

VACLT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>

### Assembler Symbols

 Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
 Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
 Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as *2.
 Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as *2.
 For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional. For encoding T1: see Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in sz:
sz <dt>
0 F32
1 F16
 Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as *2.

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

### Operation

The description of VACGT gives the operational pseudocode for this instruction.