You copied the Doc URL to your clipboard.

VMOV (between general-purpose register and single-precision)

Copy a general-purpose register to or from a 32-bit SIMD&FP register. This instruction transfers the value held in a 32-bit SIMD&FP register to a general-purpose register, or the value held in a general-purpose register to a 32-bit SIMD&FP register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be undefined, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
!= 11111110000opVnRt1010N(0)(0)1(0)(0)(0)(0)
cond

From general-purpose register (op == 0)

VMOV{<c>}{<q>} <Sn>, <Rt>

To general-purpose register (op == 1)

VMOV{<c>}{<q>} <Rt>, <Sn>

to_arm_register = (op == '1');  t = UInt(Rt);  n = UInt(Vn:N);
if t == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13

T1

15141312111098765432101514131211109876543210
11101110000opVnRt1010N(0)(0)1(0)(0)(0)(0)

From general-purpose register (op == 0)

VMOV{<c>}{<q>} <Sn>, <Rt>

To general-purpose register (op == 1)

VMOV{<c>}{<q>} <Rt>, <Sn>

to_arm_register = (op == '1');  t = UInt(Rt);  n = UInt(Vn:N);
if t == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13

For more information about the constrained unpredictable behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<Rt>

Is the general-purpose register that <Sn> will be transferred to or from, encoded in the "Rt" field.

<Sn>

Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Vn:N" field.

<c>

See Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
    if to_arm_register then
        R[t] = S[n];
    else
        S[n] = R[t];

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

  • The execution time of this instruction is independent of:
    • The values of the data supplied in any of its registers.
    • The values of the NZCV flags.
  • The response of this instruction to asynchronous exceptions does not vary based on:
    • The values of the data supplied in any of its registers.
    • The values of the NZCV flags.
Was this page helpful? Yes No