CPP RCTX, Cache Prefetch Prediction Restriction by Context
The CPP RCTX characteristics are:
Purpose
Cache Prefetch Prediction Restriction by Context applies to all Cache Allocation Resources that predict cache allocations based on information gathered within the target execution context or contexts.
When this instruction is complete and synchronized, cache prefetch prediction does not permit later speculative execution within the target execution context to be observable through side channels.
This instruction applies to all:
- Instruction caches.
- Data caches.
- TLB prefetching hardware used by the executing PE that applies to the supplied context or contexts.
This instruction is guaranteed to be complete following a DSB that covers both read and write behavior on the same PE as executed the original restriction instruction, and a subsequent context synchronization event is required to ensure that the effect of the completion of the instructions is synchronized to the current execution.
This instruction does not require the invalidation of Cache Allocation Resources so long as the behavior described for completion of this instruction is met by the implementation.
On some implementations the instruction is likely to take a significant number of cycles to execute. This instruction is expected to be used very rarely, such as on the roll-over of an ASID or VMID, but should not be used on every context switch.
Configuration
This instruction is present only when ARMv8.0-PredInv is implemented. Otherwise, direct accesses to CPP RCTX are UNDEFINED.
Attributes
CPP RCTX is a 64-bit System instruction.
Field descriptions
The CPP RCTX input value bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
RES0 | GVMID | VMID | |||||||||||||||||||||||||||||
RES0 | NS | EL | RES0 | GASID | ASID | ||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Bits [63:49]
Reserved, RES0.
GVMID, bit [48]
Execution of this instruction applies to all VMIDs or a specified VMID.
GVMID | Meaning |
---|---|
0b0 |
Applies to specified VMID for an EL0 or EL1 context. For all other contexts this field is RES0. |
0b1 |
Applies to all VMIDs for an EL0 or EL1 context. For all other contexts this field is RES0. |
If the instruction is executed at EL0 or EL1, then this field has an Effective value of 0.
VMID, bits [47:32]
Only applies when bit[48] is 0 and one of:
Otherwise this field is RES0.
When the instruction is executed at EL1 then this field is treated as the current VMID.
When the instruction is executed at EL0 and (HCR_EL2.E2H==0 or HCR_EL2.TGE==0) then this field is treated as the current VMID.
When the instruction is executed at EL0 and (HCR_EL2.E2H==1 and HCR_EL2.TGE==1) then this field is ignored.
Bits [31:27]
Reserved, RES0.
NS, bit [26]
Security State.
NS | Meaning |
---|---|
0b0 |
Secure state. |
0b1 |
Non-secure state. |
If the instruction is executed in Non-secure state, this field has an Effective value of 1.
EL, bits [25:24]
Exception Level.
EL | Meaning |
---|---|
0b00 |
EL0. |
0b01 |
EL1. |
0b10 |
EL2. |
0b11 |
EL3. |
If the instruction is executed at an exception level lower than the specified level, this instruction is treated as a NOP.
Bits [23:17]
Reserved, RES0.
GASID, bit [16]
Execution of this instruction applies to all ASIDs or a specified ASID.
GASID | Meaning |
---|---|
0b0 |
Applies to specified ASID for an EL0 context. For all other contexts this field is RES0. |
0b1 |
Applies to all ASID for an EL0 context. For all other contexts this field is RES0. |
If the instruction is executed at EL0, then this field has an Effective value of 0.
ASID, bits [15:0]
Only applies for an EL0 context and when bit[16] is 0.
Otherwise this field is RES0.
When the instruction is executed at EL0 then this field is treated as the current ASID.
Executing the CPP RCTX instruction
Accesses to this instruction use the following encodings:
CPP RCTX, <Xt>
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b011 | 0b0111 | 0b0011 | 0b111 |
if PSTATE.EL == EL0 then if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.EnRCTX == '0' then if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else AArch64.SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.EnRCTX == '0' then AArch64.SystemAccessTrap(EL2, 0x18); else CPP_RCTX(X[t]); elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else CPP_RCTX(X[t]); elsif PSTATE.EL == EL2 then CPP_RCTX(X[t]); elsif PSTATE.EL == EL3 then CPP_RCTX(X[t]);