TLBI VALE1, TLB Invalidate by VA, Last level, EL1
The TLBI VALE1 characteristics are:
Purpose
Invalidates cached copies of translation table entries from TLBs that meet all the following requirements:
-
The entry is a stage 1 translation table entry.
-
The entry would be used to translate the specified VA, and one of the following applies:
-
The entry is a global entry from the final level of lookup.
-
The entry is a non-global entry from the final level of lookup that matches the specified ASID.
-
-
When EL2 is implemented and enabled in the Security state described by the current value of SCR_EL3.NS:
-
When EL2 is not implemented or is disabled in the current Security state, the entry would be required to translate the specified VA using the EL1&0 translation regime.
The invalidation applies to the PE that executes this System instruction.
Configuration
Attributes
TLBI VALE1 is a 64-bit System instruction.
Field descriptions
The TLBI VALE1 input value bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
ASID | TTL | VA[55:12] | |||||||||||||||||||||||||||||
VA[55:12] | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ASID, bits [63:48]
ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this System instruction.
Global TLB entries that match the VA value will be affected by this System instruction, regardless of the value of the ASID field.
If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are RES0.
TTL, bits [47:44]
When ARMv8.4-TTL is implemented:
When ARMv8.4-TTL is implemented:
Translation Table Level. Indicates the level of the page table walk that holds the leaf entry for the address being invalidated.
TTL | Meaning |
---|---|
0b00xx |
No information supplied as to the translation table level. Hardware must assume that the entry can be from any level. In this case, TTL<1:0> is RES0. |
0b01xx |
The entry comes from a 4KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Level 1. 0b10 : Level 2. 0b11 : Level 3. |
0b10xx |
The entry comes from a 16KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Reserved. Treat as if TTL<3:2> is 0b00. 0b10 : Level 2. 0b11 : Level 3. |
0b11xx |
The entry comes from a 64KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Level 1. 0b10 : Level 2. 0b11 : Level 3. |
If an incorrect value of the TTL field is specified for the entry being invalidated by the instruction, then no entries are required by the architecture to be invalidated from the TLB.
Otherwise:
Otherwise:
Reserved, RES0.
VA[55:12], bits [43:0]
Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this System instruction.
If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.
The treatment of the low-order bits of this field depends on the translation granule size, as follows:
-
Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
-
Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
-
Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.
Executing the TLBI VALE1 instruction
Accesses to this instruction use the following encodings:
TLBI VALE1{, <Xt>}
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b000 | 0b1000 | 0b0111 | 0b101 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TTLB == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.FB == '1' then TLBI_VALE1IS(X[t]); else TLBI_VAAE1(X[t]); elsif PSTATE.EL == EL2 then TLBI_VAAE1(X[t]); elsif PSTATE.EL == EL3 then TLBI_VAAE1(X[t]);