TRBIDR_EL1, Trace Buffer ID Register
The TRBIDR_EL1 characteristics are:
Provides information to software as to whether the trace buffer can be programmed at the current Exception level.
This register is present only when TRBE is implemented. Otherwise, direct accesses to TRBIDR_EL1 are UNDEFINED.
TRBIDR_EL1 is a 64-bit register.
The TRBIDR_EL1 bit assignments are:
F, bit 
Flag Updates. Defines whether the address translation performed by the Trace Buffer Extension manages the Access Flag and dirty state.
Trace buffer address translation does not manage the Access flag and dirty state in translation tables.
Trace buffer address translation manages the Access Flag and dirty state in the same way as the MMU on this PE.
P, bit 
Programming not allowed. The trace buffer is owned by a higher Exception level or by the other Security state.
The owning Exception level is the current Exception level or a lower Exception level, and the owning Security state is the current Security state.
The owning Exception level is a higher Exception level, or the owning Security state is not the current Security state.
The value read from this field depends on the current Exception level and the values of MDCR_EL3.NSTB and MDCR_EL2.E2TB:
If MDCR_EL3.NSTB == 0b00 or 0b01, this bit reads as one from Non-secure EL2 and EL1.
If MDCR_EL3.NSTB == 0b10 or 0b11, this bit reads as one from Secure EL2 and EL1.
If EL2 is implemented and enabled, and MDCR_EL2.E2TB == 0b00, this bit reads as one from EL1.
Otherwise, this bit reads as zero.
Align, bits [3:0]
All other values are reserved.
Accessing the TRBIDR_EL1
Accesses to this register use the following encodings:
MRS <Xt>, TRBIDR_EL1
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then return TRBIDR_EL1; elsif PSTATE.EL == EL2 then return TRBIDR_EL1; elsif PSTATE.EL == EL3 then return TRBIDR_EL1;