You copied the Doc URL to your clipboard.
CTICIDR1, CTI Component Identification Register 1
The CTICIDR1 characteristics are:
Purpose
Provides information to identify a CTI component.
For more information see 'About the Component identification scheme' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H8 (About the External Debug Registers).
Configuration
CTICIDR1 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.
Attributes
CTICIDR1 is a 32-bit register.
Field descriptions
The CTICIDR1 bit assignments are:
Bits [31:8]
Reserved, RES0.
CLASS, bits [7:4]
Component class. Reads as 0x9, debug component.
PRMBL_1, bits [3:0]
Preamble. RAZ.
Accessing the CTICIDR1
CTICIDR1 can be accessed through the external debug interface:
Component | Offset | Instance |
---|---|---|
CTI | 0xFF4 | CTICIDR1 |
Accesses on this interface are RO.