You copied the Doc URL to your clipboard.
EDPIDR0, External Debug Peripheral Identification Register 0
The EDPIDR0 characteristics are:
Purpose
Provides information to identify an external debug component.
For more information see 'About the Peripheral identification scheme' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H8 (About the External Debug Registers).
Configuration
Implementation of this register is OPTIONAL.
If ARMv8.3-DoPD is implemented, this register is in the Core power domain. If ARMv8.3-DoPD is not implemented, this register is in the Debug power domain.
This register is required for CoreSight compliance.
Attributes
EDPIDR0 is a 32-bit register.
Field descriptions
The EDPIDR0 bit assignments are:
Bits [31:8]
Reserved, RES0.
PART_0, bits [7:0]
Part number, least significant byte.
Accessing the EDPIDR0
EDPIDR0 can be accessed through the external debug interface:
Component | Offset | Instance |
---|---|---|
Debug | 0xFE0 | EDPIDR0 |
This interface is accessible as follows:
- When ARMv8.3-DoPD is not implemented or IsCorePowered() accesses to this register are RO.
- Otherwise accesses to this register generate an error response.