VDISR_EL2, Virtual Deferred Interrupt Status Register
The VDISR_EL2 characteristics are:
Purpose
Records that a virtual SError interrupt has been consumed by an ESB instruction executed at EL1.
An indirect write to VDISR_EL2 made by an ESB instruction does not require an explicit synchronization operation for the value written to be observed by a direct read of DISR_EL1 or DISR occurring in program order after the ESB instruction.
Configuration
AArch64 System register VDISR_EL2 bits [31:0] are architecturally mapped to AArch32 System register VDISR[31:0] .
This register is present only when FEAT_RAS is implemented. Otherwise, direct accesses to VDISR_EL2 are UNDEFINED.
If EL2 is not implemented, this register is RES0 from EL3.
This register has no effect if EL2 is not enabled in the current Security state.
Attributes
VDISR_EL2 is a 64-bit register.
Field descriptions
The VDISR_EL2 bit assignments are:
When EL1 is using AArch64:
Bits [63:32]
Reserved, RES0.
A, bit [31]
Set to 1 when an ESB instruction defers a virtual SError interrupt.
This field resets to an architecturally UNKNOWN value.
Bits [30:25]
Reserved, RES0.
IDS, bit [24]
The value copied from VSESR_EL2.IDS.
This field resets to an architecturally UNKNOWN value.
ISS, bits [23:0]
The value copied from VSESR_EL2.ISS.
This field resets to an architecturally UNKNOWN value.
When EL1 is using AArch32 and VDISR_EL2.LPAE == 0:
Bits [63:32]
Reserved, RES0.
A, bit [31]
Set to 1 when an ESB instruction defers a virtual SError interrupt.
This field resets to an architecturally UNKNOWN value.
Bits [30:16]
Reserved, RES0.
AET, bits [15:14]
The value copied from VSESR_EL2.AET.
This field resets to an architecturally UNKNOWN value.
Bit [13]
Reserved, RES0.
ExT, bit [12]
The value copied from VSESR_EL2.ExT.
This field resets to an architecturally UNKNOWN value.
Bit [11]
Reserved, RES0.
FS[4], bit [10]
This field is bit[4] of FS[4:0].
Fault status code. Set to 0b10110 when an ESB instruction defers a virtual SError interrupt.
FS | Meaning |
---|---|
0b10110 |
Asynchronous SError interrupt. |
All other values are reserved.
The FS field is split as follows:
- FS[4] is VDISR_EL2[10].
- FS[3:0] is VDISR_EL2[3:0].
This field resets to an architecturally UNKNOWN value.
LPAE, bit [9]
Format.
Set to TTBCR.EAE when an ESB instruction defers a virtual SError interrupt.
LPAE | Meaning |
---|---|
0b0 |
Using the Short-descriptor translation table format. |
This field resets to an architecturally UNKNOWN value.
Bits [8:4]
Reserved, RES0.
FS[3:0], bits [3:0]
This field is bits[3:0] of FS[4:0].
See FS[4] for the field description.
When EL1 is using AArch32 and VDISR_EL2.LPAE == 1:
Bits [63:32]
Reserved, RES0.
A, bit [31]
Set to 1 when an ESB instruction defers a virtual SError interrupt.
This field resets to an architecturally UNKNOWN value.
Bits [30:16]
Reserved, RES0.
AET, bits [15:14]
The value copied from VSESR_EL2.AET.
This field resets to an architecturally UNKNOWN value.
Bit [13]
Reserved, RES0.
ExT, bit [12]
The value copied from VSESR_EL2.ExT.
This field resets to an architecturally UNKNOWN value.
Bits [11:10]
Reserved, RES0.
LPAE, bit [9]
Format.
Set to TTBCR.EAE when an ESB instruction defers a virtual SError interrupt.
LPAE | Meaning |
---|---|
0b1 |
Using the Long-descriptor translation table format. |
This field resets to an architecturally UNKNOWN value.
Bits [8:6]
Reserved, RES0.
STATUS, bits [5:0]
Fault status code. Set to 0b010001 when an ESB instruction defers a virtual SError interrupt.
STATUS | Meaning |
---|---|
0b010001 |
Asynchronous SError interrupt. |
All other values are reserved.
This field resets to an architecturally UNKNOWN value.
Accessing the VDISR_EL2
An indirect write to VDISR_EL2 made by an ESB instruction does not require an explicit synchronization operation for the value that is written to be observed by a direct read of DISR_EL1 or DISR occurring in program order after the ESB instruction.
Accesses to this register use the following encodings:
MRS <Xt>, VDISR_EL2
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b100 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then return NVMem[0x500]; elsif EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then return VDISR_EL2; elsif PSTATE.EL == EL3 then return VDISR_EL2;
MSR VDISR_EL2, <Xt>
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b100 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then NVMem[0x500] = X[t]; elsif EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then VDISR_EL2 = X[t]; elsif PSTATE.EL == EL3 then VDISR_EL2 = X[t];
MRS <Xt>, DISR_EL1
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.AMO == '1' then return VDISR_EL2; else return DISR_EL1; elsif PSTATE.EL == EL2 then return DISR_EL1; elsif PSTATE.EL == EL3 then return DISR_EL1;
MSR DISR_EL1, <Xt>
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.AMO == '1' then VDISR_EL2 = X[t]; else DISR_EL1 = X[t]; elsif PSTATE.EL == EL2 then DISR_EL1 = X[t]; elsif PSTATE.EL == EL3 then DISR_EL1 = X[t];