GICR_IGRPMODR0, Interrupt Group Modifier Register 0
The GICR_IGRPMODR0 characteristics are:
- Secure Group 0.
- Non-secure Group 1.
- When System register access is enabled, Secure Group 1.
When GICD_CTLR.DS==0, this register is Secure.
A copy of this register is provided for each Redistributor.
GICR_IGRPMODR0 is a 32-bit register.
The GICR_IGRPMODR0 bit assignments are:
|Group_modifier_bit<x>, bit [x], for x = 0 to 31|
Group_modifier_bit<x>, bit [x], for x = 0 to 31
Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in GICR_IGROUPR0 to form a 2-bit field that defines an interrupt group:
|Group modifier bit||Group status bit||Definition||Short name|
|0b0||0b0||Secure Group 0||G0S|
|0b0||0b1||Non-secure Group 1||G1NS|
|0b1||0b0||Secure Group 1||G1S|
|0b1||0b1||Reserved, treated as Non-secure Group 1||-|
This field resets to an architecturally UNKNOWN value.
Accessing the GICR_IGRPMODR0
When affinity routing is not enabled for the Security state of an interrupt in GICR_IGRPMODR0, the corresponding bit is RES0 and equivalent functionality is provided by GICD_IGRPMODR<n> with n=0.
This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by GICD_IGRPMODR<n>.
When GICD_CTLR.DS==0, the register is RAZ/WI to Non-secure accesses.
Bits corresponding to unimplemented interrupts are RAZ/WI.
Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.
GICR_IGRPMODR0 can be accessed through the memory-mapped interfaces:
This interface is accessible as follows:
- When an access is Secure accesses to this register are RW.
- When an access is Non-secure accesses to this register are RW.