You copied the Doc URL to your clipboard.

PMCEID1, Performance Monitors Common Event Identification register 1

The PMCEID1 characteristics are:


Defines which common architectural events and common microarchitectural events are implemented, or counted, using PMU events in the range 0x020 to 0x03F.

When the value of a bit in the register is 1 the corresponding common event is implemented and counted.

For more information about the common events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.

  • Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.
  • This view of the register was previously called PMCEID1_EL0.


External register PMCEID1 bits [31:0] are architecturally mapped to AArch64 System register PMCEID1_EL0[31:0] .

External register PMCEID1 bits [31:0] are architecturally mapped to AArch32 System register PMCEID1[31:0] .

PMCEID1 is in the Core power domain.


PMCEID1 is a 32-bit register.

Field descriptions

The PMCEID1 bit assignments are:

ID<n>, bit [n], for n = 31 to 0

ID[n] corresponds to common event (0x0020 + n).

For each bit:


The common event is not implemented, or not counted.


The common event is implemented.

A bit that corresponds to a reserved event number is reserved. The value might be used in a future revision of the architecture to identify an additional common event.


Such an event might be added retrospectively to an earlier version of the PMU architecture, provided the event does not require any additional PMU features and has an event number that can be represented in the PMCEID<n> registers of that earlier version of the PMU architecture.

Accessing the PMCEID1


AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

PMCEID1 can be accessed through the external debug interface:


This interface is accessible as follows:

  • When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and AllowExternalPMUAccess() accesses to this register are RO.
  • Otherwise accesses to this register generate an error response.