TRCPIDR0, Peripheral Identification Register 0
The TRCPIDR0 characteristics are:
Provides discovery information for the component.
For additional information see the CoreSight Architecture Specification.
This register is present only when ETE is implemented. Otherwise, direct accesses to TRCPIDR0 are RES0.
There are no configuration notes.
TRCPIDR0 is a 32-bit register.
The TRCPIDR0 bit assignments are:
PART_0, bits [7:0]
Part number, bits [7:0].
The part number is selected by the designer of the component, and is stored in TRCPIDR1.PART_1 and TRCPIDR0.PART_0.
This field reads as an IMPLEMENTATION DEFINED value.
Accessing the TRCPIDR0
External debugger accesses to this register are unaffected by the OS Lock.
TRCPIDR0 can be accessed through the external debug interface:
This interface is accessible as follows:
- When !IsTraceCorePowered() accesses to this register generate an error response.
- Otherwise accesses to this register are RO.