You copied the Doc URL to your clipboard.

TRCSSPCICR<n>, Single-shot Processing Element Comparator Input Control Register <n>, n = 0 - 7

The TRCSSPCICR<n> characteristics are:


Returns the status of the corresponding Single-shot Comparator Control.


External register TRCSSPCICR<n> bits [31:0] are architecturally mapped to AArch64 System register TRCSSPCICR<n>[31:0] .

RW fields in this register reset to architecturally UNKNOWN values.

This register is present only when ETE is implemented, TRCIDR4.NUMSSCC > n, TRCIDR4.NUMPC > 0b0000 and TRCSSCSR<n>.PC == 0b1. Otherwise, direct accesses to TRCSSPCICR<n> are RES0.


TRCSSPCICR<n> is a 32-bit register.

Field descriptions

The TRCSSPCICR<n> bit assignments are:

RES0PC<m>, bit [m]

Bits [31:8]

Reserved, RES0.

PC<m>, bit [m], for m = 0 to 7

Selects one or more PE Comparator Inputs for Single-shot control.


The single PE Comparator Input m, is not selected as for Single-shot control.


The single PE Comparator Input m, is selected as for Single-shot control.

This bit is RES0 if m >= TRCIDR4.NUMPC.

On a Trace unit reset, this field resets to an architecturally UNKNOWN value.

Accessing the TRCSSPCICR<n>

Must be programmed if implemented and any TRCRSCTLR<a>.GROUP == 0b0011 and TRCRSCTLR<a>.SINGLE_SHOT[n] == 0b1.

Writes are CONSTRAINED UNPREDICTABLE if the trace unit is not in the Idle state.

Reads from this register might return an UNKNOWN value if the trace unit is not in either of the Idle or Stable states.

TRCSSPCICR<n> can be accessed through the external debug interface:

ETE0x2C0 + 4n

This interface is accessible as follows:

  • When !AllowExternalTraceAccess(), or OSLockStatus() or !IsTraceCorePowered() accesses to this register generate an error response.
  • Otherwise accesses to this register are RW.

Was this page helpful? Yes No