Store-Release Register Halfword (unscaled) calculates an address from a base register value and an immediate offset, and stores a halfword to the calculated address, from a 32-bit register.
The instruction has memory ordering semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release
For information about memory accesses, see Load/Store addressing modes.
bits(64) offset = SignExtend(imm9, 64);
Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.
if HaveMTEExt() then SetNotTagCheckedInstruction(!tag_checked); bits(64) address; bits(16) data; if n == 31 then CheckSPAlignment(); address = SP; else address = X[n]; address = address + offset; data = X[t]; Mem[address, 2, AccType_ORDERED] = data;
If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.