CMP (shifted register)
Compare (shifted register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.
This is an alias of SUBS (shifted register). This means:
- The encodings in this description are named to match the encodings of SUBS (shifted register).
- The description of SUBS (shifted register) gives the operational pseudocode for this instruction.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
sf | 1 | 1 | 0 | 1 | 0 | 1 | 1 | shift | 0 | Rm | imm6 | Rn | 1 | 1 | 1 | 1 | 1 | ||||||||||||||
op | S | Rd |
32-bit (sf == 0)
CMP <Wn>, <Wm>{, <shift> #<amount>}
is equivalent to
SUBS WZR, <Wn>, <Wm> {, <shift> #<amount>}
and is always the preferred disassembly.
64-bit (sf == 1)
CMP <Xn>, <Xm>{, <shift> #<amount>}
is equivalent to
SUBS XZR, <Xn>, <Xm> {, <shift> #<amount>}
and is always the preferred disassembly.
Assembler Symbols
<Wn> |
Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field. |
<Wm> |
Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field. |
<Xn> |
Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field. |
<Xm> |
Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field. |
<shift> |
Is the optional shift type to be applied to the second source operand, defaulting to LSL and
encoded in
shift:
|
Operation
The description of SUBS (shifted register) gives the operational pseudocode for this instruction.
Operational information
If PSTATE.DIT is 1:
- The execution time of this instruction is independent of:
- The values of the data supplied in any of its registers.
- The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
- The values of the data supplied in any of its registers.
- The values of the NZCV flags.