Figure 7.13 shows the interrupt control architecture for the Integrator/CP922T system. The CP image contains three interrupt controllers. Their use is described in:
Integrator/CP system interrupts are generated by the Primary Interrupt Controller (PIC), the Secondary Interrupt Controller (SIC), and the CM Interrupt Controller (CIC). The PIC interrupts are connected to the interrupt controller within the stripe and are assigned to the INT_PLD[3:0] signals as shown in Table 7.14.
Detecting and clearing interrupts requires that each interrupt controller be correctly initialized as well as the interrupt control register in the individual peripheral.