You copied the Doc URL to your clipboard.

5.7. Debug and configuration using JTAG

This section describes the Debug and JTAG hardware of the test chip. It contains the following sections:

Was this page helpful? Yes No