You copied the Doc URL to your clipboard.

Predeclared XScale register names

When assembling for a Marvell XScale processor, you can use some additional predeclared register names.

These are as follows:


Table 1. Predeclared XScale registers

Register name

Meaning

acc0-acc7 and ACC0-ACC7

XScale accumulator registers


The following register names are predeclared when assembling for a Marvell XScale processor with Wireless MMX:


Table 2. Predeclared Wireless MMX registers

Register name

Meaning

wR0-wR15, wr0-wr15, and WR0-WR15

Wireless SIMD data registers (coprocesssor 0).

wC0-wC15, wc0-wc15, and WC0-WC15

Usable aliases for coprocessor 1 registers. Use of these aliases is not recommended.

wCID, wcid, and WCID

Coprocessor ID register (coprocessor 1 register c0).

wCon, wcon, and WCON

Control register (coprocessor 1 register c1).

wCSSF, wcssf, and WCSSF

Saturation SIMD flags (coprocessor 1 register c2).

wCASF, wcasf, and WCASF

Arithmetic SIMD flags (coprocessor 1 register c3).

wCGR0-wCGR3, wcgr0-wcgr3, and WCGR0-WCGR3

General purpose registers (coprocessor 1 registers c8 - c11).


The predeclared XScale register names are case-sensitive and can be mixed case where this matches exactly the Wireless MMX Technology specification.

Control registers, ID register, general-purpose registers wCGR0-wCGR3 and the SIMD flags map onto coprocessor 1. Use the Wireless MMX Technology instructions TMCR and TMRC to read and write to these registers. The coprocessor 1 registers c4-c7 and c12-c15 are reserved.

SIMD data registers (wR0 - wR15) map onto coprocessor 0 and hold 16x64-bit packed data. Use the Wireless MMX Technology pseudo-instructions TMRRC and TMCRR to move data between these registers and the ARM registers.

The assembler supports the WRN and WCN directives to specify your own register names.

Was this page helpful? Yes No