You copied the Doc URL to your clipboard.

4.3.5. Application Interrupt and Reset Control Register

The AIRCR provides endian status for data accesses and reset control of the system. See the register summary in Table 4.9 and Table 4.13 for its attributes.

To write to this register, you must write 0x05FA to the VECTKEY field, otherwise the processor ignores the write.

The bit assignments are:

Table 4.13. AIRCR bit assignments

Read: Reserved



Register key:

Reads as Unknown

On writes, write 0x05FA to VECTKEY, otherwise the write is ignored.


Data endianness implemented:

0 = little-endian

1 = big-endian.


System reset request:

0 = no effect

1 = requests a system level reset.

This bit reads as 0.

[1]VECTCLRACTIVEWOReserved for debug use. This bit reads as 0. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable.

Was this page helpful? Yes No