You copied the Doc URL to your clipboard.

4.2.1. Interrupt Set-Enable Register

The NVIC_ISER enables interrupts, and shows which interrupts are enabled. See the register summary in Table 4.2 for the register attributes.

The bit assignments are:

Table 4.3. NVIC_ISER bit assignments
BitsNameFunction
[31:0]SETENA

Interrupt set-enable bits.

Write:

0 = no effect.

1 = enable interrupt.

Read:

0 = interrupt disabled.

1 = interrupt enabled.


If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Was this page helpful? Yes No