You copied the Doc URL to your clipboard.

STCLRB, STCLRLB

Atomic bit clear on byte in memory, without return.

Syntax

STCLRB Ws, [Xn|SP] ; No memory ordering general registers

STCLRLB Ws, [Xn|SP] ; Release general registers

Where:

Ws
Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location.
Xn|SP
Is the 64-bit name of the general-purpose base register or stack pointer.

Architectures supported

Supported in ARMv8.1 and later.

Usage

Atomic bit clear on byte in memory, without return, atomically loads an 8-bit byte from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.

  • STCLRB has no memory ordering semantics.
  • STCLRLB stores to memory with release semantics, as described in Load-Acquire, Store-Release in the ARMv8-A Architecture Reference Manual.

For information about memory accesses see Load/Store addressing modes in the ARMv8-A Architecture Reference Manual.

Was this page helpful? Yes No