You copied the Doc URL to your clipboard.


Signed Multiply, with 16-bit operands and a 32-bit result.


SMUL<x><y>{cond} {Rd}, Rn, Rm



is either B or T. B means use the bottom half (bits [15:0]) of Rn, T means use the top half (bits [31:16]) of Rn.


is either B or T. B means use the bottom half (bits [15:0]) of Rm, T means use the top half (bits [31:16]) of Rm.


is an optional condition code.


is the destination register.

Rn, Rm

are the registers holding the values to be multiplied.


SMULxy multiplies the 16-bit signed integers from the selected halves of Rn and Rm, and places the 32-bit result in Rd.

Register restrictions

You cannot use PC for any operand.

You can use SP in A32 instructions but this is deprecated. You cannot use SP in T32 instructions.

Condition flags

These instructions do not affect the N, Z, C, or V flags.


The 32-bit instruction is available in A32 and T32.

For the ARMv7-M architecture, the 32-bit T32 instruction is only available in an ARMv7E-M implementation.

There is no 16-bit version of this instruction in T32.


    SMULTBEQ    r8, r7, r9
Was this page helpful? Yes No