The model implements address-space aliasing of the DRAM. This means that the same physical memory locations are visible at different addresses.
The lower 2GB of the DRAM is accessible at
The full 4GB of DRAM is accessible at
0x80_00000000. The aliasing of DRAM
then repeats from
0x81_00000000 up to