Memory aliasing differences between the VE hardware and the system model
The model implements address space aliasing of the DRAM. This means that the same physical memory locations are visible at different addresses.
The lower 2GB of the DRAM is accessible at 00_80000000.
The full 4GB of DRAM is accessible at 08_00000000, and again at 80_00000000.
The aliasing of DRAM then repeats from 81_00000000 up to FF_FFFFFFFF.