You copied the Doc URL to your clipboard.

1.9. Caches

Two caches are implemented, one for instructions, the other for data, both with an eight‑word line size. Each cache is constructed from SRAM. The caches connect to the ARM9E-S processor core through 32‑bit buses, to allow one instruction to be passed into the instruction prefetch unit every cycle, and to allow load and store multiple instructions to transfer one register every cycle.

Was this page helpful? Yes No