Assertive Display 5

About Assertive Display 5

Arm Assertive Display IP is the market-leading outdoor viewability solution. Powered by an innovative local tone-mapping engine, it continuously adapts each individual pixel to compensate for sub-optimal conditions, such as limitations of the display, ambient light conditions and reduced backlight. Additionally offering advanced power-saving features, it maintains a high-quality viewing experience, whether indoors or outside in bright sunshine.

Assertive Display 5, the fifth generation of this display subsystem management IP, provides a complete set of High-dynamic-range (HDR) management features for display pipelines, achieving a life-like, HDR experience, even on Standard-dynamic-range (SDR) displays. 


Key features

  • HDR management: mapping the dynamic range of the content to the display using high precision iridix8-HDR® local tone-mapping engine

  • Gamut management: mapping content to the display using a compact 3D lookup table (3D LUT) (soft clipping to preserve textures)

  • Ambient light adaptivity and advanced power-saving features for both HDR and SDR flows

  • HDR10, PQ and HLG support

Key benefits

  • Achieves a superlative viewing experience under any viewing and displaying conditions

  • Preserves color and contrast while maintaining the visibility of the content

  • Picture-in-Picture and mixed-content (HDR and SDR) support via region-of-interest

  • Color-enhancer block offers programmable color profiles to achieve more vivid and natural color, using a silicon-efficient 3D LUT

Do you want more information about Assertive Display 5?

Applications

Mobile

HDR

Small area

Specification

  • 12-bit RGB data input and output

  • HDR and SDR input and output supported

  • Any gamut and color space supported at the input and output (e.g. Rec.2020, P3, Rec.709, etc.)

  • Supports high resolutions (e.g. 8K)

  • Hardware support for multi-pixel pipelines (left-right split-screen and odd-even neighbors)

  • A mali gpu chip.
  • Mali Graphics Processing Units

    Mali GPUs offer a diverse selection of scalable solutions for low power to high performance smartphones, tablets and DTVs.

    Learn more
  • A chip used in virtual reality.
  • Mali Display Processors

    The Mali display IP offers an extensive range of functionality, including composition, rotation and scaling, within a small die area.

    Learn more

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the Assertive Display 5 into their design. 

Arm training courses Open a support case

Community Blogs

Community Forums

Suggested answer clreleasecontex cause segment fault 1 votes 69 views 1 replies Latest yesterday by Peter Harris Answer this
Answered How to compile mali driver?
  • Mali Kernel Device Drivers for GPU
  • Mali GPU (Bifrost Architecture)
0 votes 314 views 3 replies Latest 3 days ago by Peter Harris Answer this
Answered A13 Gstream GPU Usage 0 votes 127 views 2 replies Latest 4 days ago by xfrieyt Answer this
Suggested answer Mali Debugger with unity3d nothing show up
  • Android
  • Unity
  • Mali Graphics Debugger
0 votes 109 views 1 replies Latest 6 days ago by Liam Hamill Answer this
Answered How to understand warp size and execution engine for shader cores?
  • Bifrost
  • Mali-G76
  • Compute Shaders
1 votes 253 views 3 replies Latest 6 days ago by Peter Harris Answer this
Answered Can I manually flush the GPU cache in OpenCL kernel code?
  • Mali GPU (Midgard Architecture)
  • Cache Management
  • Mali OpenCL SDK
0 votes 764 views 12 replies Latest 12 days ago by Zhenyu Ning Answer this
Suggested answer clreleasecontex cause segment fault Latest yesterday by Peter Harris 1 replies 69 views
Answered How to compile mali driver? Latest 3 days ago by Peter Harris 3 replies 314 views
Answered A13 Gstream GPU Usage Latest 4 days ago by xfrieyt 2 replies 127 views
Suggested answer Mali Debugger with unity3d nothing show up Latest 6 days ago by Liam Hamill 1 replies 109 views
Answered How to understand warp size and execution engine for shader cores? Latest 6 days ago by Peter Harris 3 replies 253 views
Answered Can I manually flush the GPU cache in OpenCL kernel code? Latest 12 days ago by Zhenyu Ning 12 replies 764 views