The Arm Mali-D71 display processor is one of the first generation Arm Mali display processor to be built on the innovative Komeda architecture. This processor is designed to address the bandwidth, throughput and latency challenges of next generation display trends such as Virtual Reality and HDR. It solves complex scenes and drives displays for resolutions up to 4K at 120FPS with a single pass through memory. Mali-D71 is an important companion to the Mali-GPU in the modern Multimedia suite because it limits the GPU workload to offer system power savings of more than 30% compared to existing 4K solutions.Contact Us
|Implementation||Dual Display output, 4K or 2K configuration, Compatible with all major display standards, including HDMI, MIPI, VESA, CEA-861, ITU-R.|
|Compatibility||Display solution with Assertive Display 5 and MMU-600. Optimized to work with Arm Mali GPUs and Video Processors.|
|Bandwidth Reduction||AFBC1.2 support enables system-wide bandwidth reduction of up to 50%.
|Security||Content is hardware protected right to the glass. The Arm Mali-D71 comes with a TrustZone secure layer for secure payment and is compatible with Arm GlobalPlatform™ Trusted User Interface and TrustZone Media Protection.|
|Composition||Max of eight alpha-blended layers (4 can be video layers). Mixed HDR/SDR composition.
|Scaling||Scaling on the display processor reduces CPU/GPU power consumption. The Mali-D71 DPU can scale up to four layers in parallel, or split the layer across multiple engines to save power. High quality up-scaling (up to 64x) and down-scaling (up to 6x) in any ratio.|
|Resolution||Up to 4K with high color depth. 10-bit display output is supported.
|Rotation||90°, 180° and 270° rotation is supported along with highly configurable cropping options.|
|Picture Quality||With color enhancements, single pixel accuracy for smooth window transitions and horizontal and vertical edge sharpening.
|Input/Output||Wide range of input and output formats supported.|
Arm Mali GPUs
Including both graphics and GPU Compute technology, Mali GPUs offer a diverse selection of scalable solutions for low power to high performance smartphones, tablets and DTVs.Learn more
Arm Frame Buffer Compression. AFBC protocol addresses the difficulty of creating increasingly complex designs within the thermal limit of a mobile device.Learn more
|Suggested answer||clreleasecontex cause segment fault||1 votes||69 views||1 replies||Latest yesterday by Peter Harris||Answer this|
|Answered||How to compile mali driver?||0 votes||314 views||3 replies||Latest 3 days ago by Peter Harris||Answer this|
|Answered||A13 Gstream GPU Usage||0 votes||127 views||2 replies||Latest 4 days ago by xfrieyt||Answer this|
|Suggested answer||Mali Debugger with unity3d nothing show up||0 votes||109 views||1 replies||Latest 6 days ago by Liam Hamill||Answer this|
|Answered||How to understand warp size and execution engine for shader cores?||1 votes||253 views||3 replies||Latest 6 days ago by Peter Harris||Answer this|
|Answered||Can I manually flush the GPU cache in OpenCL kernel code?||0 votes||764 views||12 replies||Latest 12 days ago by Zhenyu Ning||Answer this|
|Suggested answer||clreleasecontex cause segment fault Latest yesterday by Peter Harris||1 replies 69 views|
|Answered||How to compile mali driver? Latest 3 days ago by Peter Harris||3 replies 314 views|
|Answered||A13 Gstream GPU Usage Latest 4 days ago by xfrieyt||2 replies 127 views|
|Suggested answer||Mali Debugger with unity3d nothing show up Latest 6 days ago by Liam Hamill||1 replies 109 views|
|Answered||How to understand warp size and execution engine for shader cores? Latest 6 days ago by Peter Harris||3 replies 253 views|
|Answered||Can I manually flush the GPU cache in OpenCL kernel code? Latest 12 days ago by Zhenyu Ning||12 replies 764 views|