Arm Mali-G77 GPU Block Diagram

About Mali-G77

The Arm Mali-G77 GPU (Graphics Processing Unit) is the first premium device GPU based on the innovative Valhall architecture. It provides a considerable boost in high-end graphics for premium solutions ranging from high fidelity games, intelligent mobile solutions to augmented reality (AR). More games are being ported from PC and console to mobile, with end users expecting a similar gaming experience on premium mobile devices. High fidelity gaming on mobile is steadily growing year on year, and mobile is now the largest gaming segment by revenue.

Mali-G77 provides 30% performance density uplift and 30% improvement on energy efficiency to drive mobile gaming experiences. This coupled with a 60% improvement in machine learning applications on previous generations will drive new and innovative experiences on next generation devices. All these numbers are ISO process and frequency and compared to last year’s premium Mali-G76 GPU. Mali-G77 has support for all latest APIs, including the latest releases of Vulkan and OpenCL.

Contact us


Specifications

Features Value Description
Anti-Aliasing 4x MSAA
8x MSAA
16x MSAA
4x Multi-Sampling Anti-Aliasing (MSAA) with minimal performance drop.
API Support OpenGL® ES 1.1, 2.0, 3.1, 3.2
Vulkan 1.1
OpenCL™ 1.1, 1.2, 2.0 Full Profile
Full support for next-generation and legacy 2D/3D graphics applications.
Bus Interface AMBA®4
ACE-LITE
Compatible with a wide range of bus interconnect and peripheral IP.
L2 Cache Configurable 512KB – 4MB
2 or 4 slices.
Scalability 7 to 16 Cores
Configurable from 7 to 16 cores delivering largest capability for a Mali GPU.
Adaptive Scalable Texture Compression (ASTC) Low Dynamic Range (LDR) and High Dynamic Range (HDR).
Supports both 2D and 3D images.
ASTC offers several advantages over existing texture compression schemes by improving image quality, reducing memory bandwidth and thus energy use.
Arm Frame Buffer Compression (AFBC) Version 1.3
4x4 pixel block size
AFBC is a lossless image compression format that provides random access to pixel data to a 4x4 pixel block granularity. It is employed to reduce memory bandwidth both internally within the GPU and externally throughout the SoC.

  • A desktop, a folder, 3D shapes etc.
  • Development Tools for Graphics and Compute Applications

    A range of development tools to assist in the deployment of graphics applications and content on Mali GPU based systems.

    Learn more
  • A phone, a tablet, game console etc.
  • Mali Developer Center

    An online portal for a growing community of developers, technology partners, software vendors and content companies to create a thriving community around Mali embedded graphics IP.

    Learn more

Get Support

Community Blogs

Community Forums

Suggested answer Arm Really Should Standardize An SMC Interface For Hardware Random Number Generators
  • Arm Trusted Firmware
  • SMCCC
  • Server Base System Architecture (SBSA)
0 votes 94 views 2 replies Latest 6 hours ago by myfreeweb Answer this
Answered Can i change SP at run time in CM33?
  • Arm Development Studio
  • Cortex-M33
  • Armv8-M
0 votes 663 views 12 replies Latest 9 hours ago by Deepak Answer this
Not answered Running an app on big and LITTLE cores simultaneously? 0 votes 30 views 0 replies Started 9 hours ago by nsn Answer this
Suggested answer Just a processor? 0 votes 420 views 4 replies Latest 10 hours ago by Marcelo Jayme Answer this
Suggested answer Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA? 0 votes 243 views 2 replies Latest 12 hours ago by RLA Answer this
Suggested answer Memory Protection Unit - Complexity in usage 0 votes 548 views 7 replies Latest yesterday by Andy Neil Answer this
Suggested answer Arm Really Should Standardize An SMC Interface For Hardware Random Number Generators Latest 6 hours ago by myfreeweb 2 replies 94 views
Answered Can i change SP at run time in CM33? Latest 9 hours ago by Deepak 12 replies 663 views
Not answered Running an app on big and LITTLE cores simultaneously? Started 9 hours ago by nsn 0 replies 30 views
Suggested answer Just a processor? Latest 10 hours ago by Marcelo Jayme 4 replies 420 views
Suggested answer Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA? Latest 12 hours ago by RLA 2 replies 243 views
Suggested answer Memory Protection Unit - Complexity in usage Latest yesterday by Andy Neil 7 replies 548 views