Cortex-A5

The Arm Cortex-A5 processor is the smallest application processor in the Cortex-A family of processors.

Information on Cortex-A5.

Getting Started

The Cortex-A5 processor offers high performance with a low-power consumption, addressing a variety of feature-rich and Linux-capable embedded and IoT applications.

Specifications

Architecture Armv7-A
Multicore 1-4 cores
Instruction Cache 4K-64K
Data Cache 4K-64K
Floating point unit Optional (VFPv4)
MMU Arm7 MMU
Neon, SIMD architecture instruction Optional
DSP extensions Optional
ETM Optional
ACP port Optional (only multi-processor)
Memory Management Unit (MMU) Armv7 Memory Management Unit
Debug and Trace CoreSight

Characteristics

The processor’s small physical size means reduced manufacturing costs, reduced system leakage and increased low-cost integration. Compared to the Cortex-A9 processor, the Cortex-A5 achieves more than 50% power efficiency while maintaining around 70-75% of the same performance level, making it ideal for wearable technology.

The Cortex-A5 processor is designed to be a highly configurable processor. The instruction and data cache sizes, for example, can be configured from a 64KB maximum size to as small as 4KB for cost-sensitive applications requiring a small application processor with a Memory Management Unit (MMU).

Performance comparison graph on Cortex-A5 and Cortex-A9.

Advanced CPU

  • Up to 4x CPU cores for maximum performance and load sharing
  • Hardware coherency for easy data sharing
  • Advanced data processing with SIMD engine

High efficiency

Small footprint for minimal power consumption

AMBA standards

  • AXI3 bus interfaces
  • Coresight debug and trace

Easy integration of accelerators

High performance Advanced Accelerator Port (ACP) for fast connection to machine learning and custom accelerators

Hardware security with Arm TrustZone technology

Industry proven security built into the CPU

Memory Management Unit (MMU)

Supports rich operating systems including Linux, with an Armv7 MMU

Highly configurable to address diverse requirements

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Area and power-optimized configuration

Performance-optimized, multi-core configuration

Fast and low-cost access to Cortex-A5 processor

With Arm DesignStart, you can get access to Cortex-A5, along with a comprehensive list of system IP, for building custom silicon designs based on Cortex-A5. The Cortex-A5 DesignStart package offers:

  • Arm Cortex-A5 processor with Neon media processing engine
  • Configurable AXI interconnect and configuration engine
  • Level 2 cache for Cortex-A5
  • A pre-rendered CoreSight subsystem
  • CoreSight ETM for Cortex-A5
  • SRAM Controller
  • Watchdog peripheral
  • Timer peripheral
  • UART peripheral
  • General purpose I/O peripheral
  • Real Time Clock peripheral

Learn about the features in the Cortex-A5 DesignStart.

Cortex-A5 DesignStart

Arm Flexible Access

If you would like to design with Cortex-A5 and additional Arm IP, Arm Flexible Access delivers unlimited design access to a wide range of IP products, support, tools and training – with payment due only at the point of manufacture.

Learn more

  • Manual containing technical information.
  • Cortex-A5 Technical Reference Manual

    The main resource for hardware and software engineers implementing the Cortex-A5 processor in system designs.

    Read here
  • A program that is running on a desktop.
  • Cortex-A Series Programmer's Guide for Armv7-A

    Common to all Cortex-A series processors, this programmer's guide is useful for assembly and C language application development for Armv7-A.

    Get the guide
  • a ulink, a board, a desktop.
  • Development Tools for Cortex-A

    Arm and our partners provide specialist code generation, debug and analysis tools for software development on Cortex-A series processors, such as DS-5 Development Studio.

    Learn more


Cortex-A Comparison Table (Armv7-A)

Feature Cortex-A5 Cortex-A7 Cortex-A9 Cortex-A15 Cortex-A17
Instruction set architecture and extensions Armv7-A Armv7-A
LPAE Virtualization
Armv7-A Armv7-A
LPAE Virtualization
Armv7-A
LPAE Virtualization
Pipeline In order In order Out of order Out of order Out of order
Superscalar No Partial Yes Yes Yes
Neon and Floating Point Unit Optional Optional Optional Optional Included
Floating Point Unit only Optional Optional Optional Optional Included
Cryptography Unit No No No No No
Physical Addressing (PA) 32-bit 40-bit 32-bit 40-bit 40-bit
Dual Core Lock-Step (DCLS) No No No No No
L1 I-Cache / D-Cache 4k-64k 8k-64k 16k-64k 32kB/32kB 32k-64k/32k
L2 Cache External L2C-310 Up to 1MB External L2C-310 512kB-4MB 256kB-8MB
L3 Cache NA NA NA NA NA
ECC / Parity   No Yes Yes L2 only
LPAE No Yes No Yes Yes
Bus Interfaces AXI ACE AXI ACE or CHI ACE
ACP Optional No Optional Optional Optional
Peripheral Port     No No Yes
Functional Safety Support          
Security TrustZone TrustZone TrustZone TrustZone TrustZone
Interrupt Controller Optional Integrated GIC v1 (MP only) Optional Integrated GIC v2 Internal Integrated GIC v1 (MP only) Optional Integrated GICv2 External GICv2
Generic Timer No Yes Yes Armv8-A Armv8-A

Cortex-A Comparison Table (Armv8-A)

Feature Cortex-A32 Cortex-A34 Cortex-A35 Cortex-A53 Cortex-A55 Cortex-A57 Cortex-A65 Cortex-A65AE Cortex-A72 Cortex-A73 Cortex-A75 Cortex-A76 Cortex-A76AE Cortex-A77 
Instruction set architecture and extensions Armv8-A AArch32 only Armv8-A AArch64 only Armv8-A Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only) Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product
Pipeline In order In order In order In order In order Out of order Out of order Out-of-order Out of order Out of order Out-of-order Out-of-order Out-of-order Out-of-order
Superscalar       Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
Neon and Floating Point Unit Optional Optional Optional Optional Optional Included Included Included Included Included Included Included Included Included
Floating Point Unit only N/A N/A N/A N/A Optional Included Included Included Included Included Included Included Included Included
Cryptography Unit Optional Optional Optional Optional N/A Optional Optional Optional Optional Optional Optional Optional Optional Optional
Physical Addressing (PA) 40-bit 40-bit 40-bit 40-bit 40-bit 40-bit 44-bit 44-bit 40-bit 40-bit 44-bit 40-bit 40-bit 40-bit
Dual Core Lock-Step (DCLS) No No No No No No No Yes (in safety-mode) No No No No Yes (in safety-mode) No
L1 I-Cache / D-Cache 8k-64k 8k-64k 8k-64k 8k-64k 16kB-64kB 48kB/32kB 16KB to 64KB 16KB to 64KB 48KB/32kB-64kB 32k/32k-64k 64KB 64KB 64KB 64KB
L2 Cache 128KB-1MB 128KB-1MB 128KB-1MB 128KB-2MB 64kB-256kB 512kB-2MB 64KB to 256KB 64KB to 256KB 512kB-4MB 256k-8MB 256KB to 512KB 256KB to 512KB 256KB to 512KB 256KB to 512KB
L3 Cache NA NA NA NA Optional
From 256kB to 4MB
NA Optional 512KB to 4MB Optional 512KB to 4MB NA NA Optional 512KB to 4MB Optional 512KB to 4MB Optional 512KB to 4MB Optional 512KB to 4MB
ECC / Parity Yes Yes Yes Yes Yes Yes Yes Yes Yes L2 only Yes Yes Yes Yes
LPAE Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
Bus Interfaces ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE ACE or CHI ACE or CHI ACE or CHI ACE or CHI
ACP Optional Optional Optional Optional Optional Yes Optional Optional Optional Yes Optional Optional Optional Optional
Peripheral Port         Optional   Optional Optional     Optional Optional Optional Optional
Functional Safety Support Yes Yes Yes Yes Yes Yes   Yes Yes   Yes Yes Yes Yes
Security TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone
Interrupt Controller External
GICv3
External
GICv3
External
GICv3
External
GICv3
External
GICv4
External
GICv3
External
GICv4
External
GICv4
External
GICv3
External
GICv3
External
GICv4
External
GICv4
External
GICv4
External
GICv4
Generic Timer Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A

 

Get Support

Community Blogs

Community Forums

Not answered Is return stack buffer implemented in Zync 7000 Soc
  • Cortex-A9
  • Branch Prediction
0 votes 13 views 0 replies Started 11 hours ago by alireza11048 Answer this
Suggested answer ARMv8 memory ordering
  • Cortex-A53
  • Armv8-A
0 votes 1091 views 7 replies Latest 14 hours ago by a.surati Answer this
Not answered gicv3 aarch32 icc_hsre 0 votes 33 views 0 replies Started yesterday by PJ Nee Answer this
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? 0 votes 73 views 3 replies Latest yesterday by Andy Neil Answer this
Suggested answer Is there a built-in ARM assembly instruction for the following problem?
  • MDK-Arm
  • Arm Assembly Language (ASM)
0 votes 57 views 1 replies Latest yesterday by Andy Neil Answer this
Suggested answer Is it possible to get keyboard input into an ARM Assembly program?
  • MDK-Arm
  • Keil Cortex-M Eval Boards
  • Keil
0 votes 50 views 1 replies Latest yesterday by Andy Neil Answer this
Not answered Is return stack buffer implemented in Zync 7000 Soc Started 11 hours ago by alireza11048 0 replies 13 views
Suggested answer ARMv8 memory ordering Latest 14 hours ago by a.surati 7 replies 1091 views
Not answered gicv3 aarch32 icc_hsre Started yesterday by PJ Nee 0 replies 33 views
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? Latest yesterday by Andy Neil 3 replies 73 views
Suggested answer Is there a built-in ARM assembly instruction for the following problem? Latest yesterday by Andy Neil 1 replies 57 views
Suggested answer Is it possible to get keyboard input into an ARM Assembly program? Latest yesterday by Andy Neil 1 replies 50 views