Cortex-A57

The Cortex-A57 processor is a high-performance processor that implements the Armv8-A architecture, which can be paired with the Cortex-A53 processor in a big.LITTLE configuration for mobile applications. 

Information on Cortex-A57.

Getting Started

The Cortex-A57 processor cluster has one to four cores, each with their L1 instruction and data caches, together with a single shared L2 unified cache. 

Specifications

Architecture Armv8-A
Multicore 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 5 CHI or AMBA 4 ACE technology
ISA Support
  • AArch32 for full backward compatibility with Armv7
  • AArch64 for 64-bit support and new architectural features
  • TrustZone security technology
  • Neon advanced SIMD
  • DSP & SIMD extensions
  • VFPv4 floating point
  • Hardware virtualization support
Debug & Trace
  • A guide on software optimization.

  • Cortex-A57 Software Optimization Guide

    For software engineers and programmers, the Software Optimization Guide describes the performance characteristics of instructions in detail.

    Get the guide
  • Manual containing technical information.

  • Cortex-A57 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource. Technical Reference Manual

    Read here
  • Architecture A 62 guide

  • Porting to Arm 64-bit

    If you are migrating from an Armv7 architecture based design to the Armv8 64-bit A64 instruction set, we provide a porting guide to help you.

    Get the guide
  • a ulink, a board, a desktop.

  • Development Tools for Cortex-A

    Arm and our partners provide specialist code generation, debug and analysis tools for software development on Cortex-A series processors, such as DS-5 Development Studio.

    Development Tools
  • A program that is running on a desktop.

  • Cortex-A Series Programmer's Guide for Armv8-A

    Common to all Cortex-A series processors, this programmer's guide is useful for assembly and C language application development for Armv8-A.

    Get the guide
  • A manual that contains information on safety.

  • Cortex-A Safety Documents Package

    For customers who needs to safety certify their end products, Arm provides a Safety Documentation Package for silicon developers and safety certified toolchain to accelerate the time to market.

    Read here
Cortex-A comparison table (Armv7-A)
Feature Cortex-A5 Cortex-A7 Cortex-A9 Cortex-A15 Cortex-A17
Instruction set architecture and extensions Armv7-A Armv7-A
LPAE Virtualization		 Armv7-A Armv7-A
LPAE Virtualization		 Armv7-A
LPAE Virtualization
Pipeline In order In order Out of order Out of order Out of order
Superscalar No Partial Yes Yes Yes
Neon and Floating Point Unit Optional Optional Optional Optional Included
Floating Point Unit only Optional Optional Optional Optional Included
Cryptography Unit No No No No No
Physical Addressing (PA) 32-bit 40-bit 32-bit 40-bit 40-bit
Dual Core Lock-Step (DCLS) No No No No No
L1 I-Cache / D-Cache 4k-64k 8k-64k 16k-64k 32kB/32kB 32k-64k/32k
L2 Cache External L2C-310 Up to 1MB External L2C-310 512kB-4MB 256kB-8MB
L3 Cache NA NA NA NA NA
ECC / Parity   No Yes Yes L2 only
LPAE No Yes No Yes Yes
Bus Interfaces AXI ACE AXI ACE or CHI ACE
ACP Optional No Optional Optional Optional
Peripheral Port     No No Yes
Functional Safety Support          
Security TrustZone TrustZone TrustZone TrustZone TrustZone
Interrupt Controller Optional Integrated GIC v1 (MP only) Optional Integrated GIC v2 Internal Integrated GIC v1 (MP only) Optional Integrated GICv2 External GICv2
Generic Timer No Yes Yes Armv8-A Armv8-A

Cortex-A comparison (Armv8-A)

Feature Cortex-A32 Cortex-A34 Cortex-A35 Cortex-A53 Cortex-A55 Cortex-A57 Cortex-A65 Cortex-A65AE Cortex-A72 Cortex-A73 Cortex-A75 Cortex-A76 Cortex-A76AE Cortex-A77 Cortex-A78
Instruction set architecture and extensions Armv8-A AArch32 only Armv8-A AArch64 only Armv8-A Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only) Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product
 Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product
Pipeline In order In order In order In order In order Out of order Out of order Out-of-order Out of order Out of order Out-of-order Out-of-order Out-of-order Out-of-order
 Out-of-order
Superscalar       Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
 Yes
Neon and Floating Point Unit Optional Optional Optional Optional Optional Included Included Included Included Included Included Included Included Included
 Included
Floating Point Unit only N/A N/A N/A N/A Optional Included Included Included Included Included Included Included Included Included
 Included
Cryptography Unit Optional Optional Optional Optional N/A Optional Optional Optional Optional Optional Optional Optional Optional Optional
 Optional
Physical Addressing (PA) 40-bit 40-bit 40-bit 40-bit 40-bit 40-bit 44-bit 44-bit 44-bit 40-bit 44-bit 40-bit 40-bit 40-bit
 40-bit
Dual Core Lock-Step (DCLS) No No No No No No No Yes (in safety-mode) No No No No Yes (in safety-mode) No
 No
L1 I-Cache / D-Cache 8k-64k 8k-64k 8k-64k 8k-64k 16kB-64kB 48kB/32kB 16KB to 64KB 16KB to 64KB 48KB/32kB-64kB 32k/32k-64k 64KB 64KB 64KB 64KB
 64KB
L2 Cache 128KB-1MB 128KB-1MB 128KB-1MB 128KB-2MB 64kB-256kB 512kB-2MB 64KB to 256KB 64KB to 256KB 512kB-4MB 256k-8MB 256KB to 512KB 256KB to 512KB 256KB to 512KB 256KB to 512KB
 256KB to 512KB
L3 Cache NA NA NA NA Optional
From 256kB to 4MB		 NA Optional 512KB to 4MB Optional 512KB to 4MB NA NA Optional 512KB to 4MB Optional 512KB to 4MB Optional 512KB to 4MB Optional 512KB to 4MB
 Optional 512KB to 4MB
ECC / Parity Yes Yes Yes Yes Yes Yes Yes Yes Yes L2 only Yes Yes Yes Yes
 Yes
LPAE Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
 Yes
Bus Interfaces ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE ACE or CHI ACE or CHI ACE or CHI ACE or CHI
 ACE or CHI
ACP Optional Optional Optional Optional Optional Yes Optional Optional Optional Yes Optional Optional Optional Optional
 Optional
Peripheral Port         Optional   Optional Optional     Optional Optional Optional Optional
 Optional
Functional Safety Support Yes Yes Yes Yes Yes Yes   Yes Yes   Yes Yes Yes Yes
 ASIL D systematic
Security TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone
 TrustZone
Interrupt Controller External
GICv3		 External
GICv3		 External
GICv3		 External
GICv3		 External
GICv4		 External
GICv3		 External
GICv4		 External
GICv4		 External
GICv3		 External
GICv3		 External
GICv4		 External
GICv4		 External
GICv4		 External
GICv4
 External
GICv4
Generic Timer Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A
 Armv8-A

 

Get Support

Related IP

The Cortex-A57 processor can be incorporated into a SoC using a broad range of Arm technology including Graphics IP, System IP, and Physical IP. The Cortex-A57 processor is fully supported by Arm development tools. Related IP includes:

 

Graphic IP
 Other IP
 Tools

Mali-T860 and Mali-T880 GPUs

Mali-DP550 display processor

Mali-V550 video processor

CoreLink Cache Coherent Interconnect Family

CoreLink Interrupt Controllers

CoreLink System Controllers

CoreLink DMC-500

CoreLink DMC-520 

CoreSight SoC-400

POP IP (Physical IP)

DS-5 Development Studio

Fixed Virtual Platforms

Development Boards

Arm Compiler

Fast Models 

Community Blogs

Blog post image
How machine learning at the edge is helping to save Rudolph this Christmas

This blog provides details about how machine learning at the edge is helping to save reindeer this Christmas through a reindeer cam that alerts train drivers when reindeer stray onto the train lines in Norway.

1 years ago by Jack Melling
Blog post image
What Arm Achieved by Graduating to a Formal Sign-Off Methodology

Arm’s use of Formal verification sign-off on Cortex-A designs proved successful but lessons were still learned on how to strengthen its Formal strategy.

2 years ago by Rob van Blommestein
1
Blog post image
Porting to Arm 64-bit

This White Paper is an introduction to porting existing code to the A64 instruction set supported by Armv8-A processors like the Cortex-A53 and Cortex-A57 from Arm.

4 years ago by Chris Shore
11
Blog post image
Deepoon Unveils ARM Powered, All-in-One VR Headset

ARM® partner Deepoon recently launched a brand new, all-in-one virtual reality headset powered by ARM. Based on an Exynos 7420 chipset, the Deepoon M2 features an octa core ARM Cortex®-A57 & Cortex-A53 CPU set with an ARM Mali™-T7

4 years ago by Freddi Jeffries
Blog post image
Migrating ARM Linux from CoreLink CCI-400 Systems to CoreLink CCN-504

Recently, Carbon released the first ARMv8 Linux CPAK utilizing the ARM CoreLink CCN-504 Cache Coherent Network on Carbon System Exchange. The CCN family of interconnect offers a wide range of high bandwidth, low latency options for networking and dat

4 years ago by Jason Andrews
Blog post image
ARM：大小核架构继续引领SOC，基于A57内核芯片发热是自己设计问题

     在ARM公司6月16日深圳举办“2015 ARM Tech Forum”上，ARM移动市场全球营销总监James Bruce和ARM处理器部门市场营销总监Ian Smythe接受了媒体的采访，就移动设备市场发展趋势和ARM处理器技术发展进行了交流， 并分享了ARM big.LITTLE架构最新发展。     详情请参考：ARM：大小核架构继续引领SOC，基于A57内核芯片发热是自己设

4 years ago by wangyong

Community Forums

Suggested answer System wide cache flush
  • Cortex-A35
  • Cache coherency
  • Armv8-A
  • Cache Management
 0 votes 234 views 1 replies Latest 5 hours ago by 42Bastian Schick Answer this
Suggested answer floating point performance benchmark 0 votes 1350 views 3 replies Latest 5 hours ago by 42Bastian Schick Answer this
Answered ERROR: [IP_Flow 19-3461] Value 'reset' is out of the range for parameter 'RESET BOARD INTERFACE(RESET_BOARD_INTERFACE)' for BD cell 0 votes 1442 views 3 replies Latest 15 hours ago by jpthibault Answer this
Not answered Trouble configuring MMU for 2MB block mapping
  • Memory Management Unit (MMU)
 0 votes 624 views 0 replies Started yesterday by jcal93 Answer this
Suggested answer Exec latency for ASIMD instructions taking the V pipelines 0 votes 739 views 2 replies Latest yesterday by sjub Answer this
Answered Cortex A53 Bare metal booting have FIQ exception. How to debug?
  • Cortex-A53
  • CoreSight Architecture
  • Baremetal
 0 votes 706 views 1 replies Latest 2 days ago by Ben Chen Answer this
Suggested answer System wide cache flush Latest 5 hours ago by 42Bastian Schick 1 replies 234 views
Suggested answer floating point performance benchmark Latest 5 hours ago by 42Bastian Schick 3 replies 1350 views
Answered ERROR: [IP_Flow 19-3461] Value 'reset' is out of the range for parameter 'RESET BOARD INTERFACE(RESET_BOARD_INTERFACE)' for BD cell Latest 15 hours ago by jpthibault 3 replies 1442 views
Not answered Trouble configuring MMU for 2MB block mapping Started yesterday by jcal93 0 replies 624 views
Suggested answer Exec latency for ASIMD instructions taking the V pipelines Latest yesterday by sjub 2 replies 739 views
Answered Cortex A53 Bare metal booting have FIQ exception. How to debug? Latest 2 days ago by Ben Chen 1 replies 706 views