Cortex-A57 | Community – Arm Developer

Blog posts

Introducing the Scalable Matrix Extension for the Armv9-A Architecture

In this blog, read the details for Scalable Matrix Extension (SME). This is a new extension from the latest Arm Vision day announcement for Armv9-A.

15 days ago by Martin Weidmann

Improving Java performance on Neoverse N1 systems

In this blog, we compared the throughput and SLA score of our enterprise Java application with and without tuned configurations on AWS Graviton2 m6g instances.

15 days ago by Shiyou Huang

Porting SSE to Neon: Are libraries the way forward?

Moving from SSE to Arm Neon is a transition many developers are looking to make, with many already making the jump to Neon. In this blog we look at an easier way to achieve this process, and the steps involved.

28 days ago by Ben Clark

Delivering enhanced security through Memory Tagging Extension

This blog explains how developers can deliver enhanced security through utilizing Arm's Memory Tagging Extension (MTE) security feature.

1 months ago by Koki Mitsunami

Introducing Arm’s Dynamic TrustZone technology

In this blog, read through the introduction of Arm's dynamic TrustZone technology.

1 months ago by Jason Parker

Unlocking the power of data with Arm CCA

In this blog, read about Arm Confidential Compute Architecture (Arm CCA).

1 months ago by Charles García-Tobin

Popular forum posts

Answered	MS-DOS for ARM Dual Core Cortex A5 Qualcomm Snapdragon S1 MSM7225a	0 votes	181 views	2 replies	Latest yesterday by Vicente Iñaki Cortes2008	Answer this
Answered	STM32 UART DMA can receive first time correct then it receive nothing	0 votes	4694 views	4 replies	Latest 6 days ago by neo_hoang	Answer this
Answered	AXI4 - Data before address - why? Address AXI4	0 votes	497 views	6 replies	Latest 7 days ago by af_23	Answer this
Answered	Use of WVALID signal in AXI AXI	0 votes	4667 views	3 replies	Latest 10 days ago by Colin Campbell	Answer this
Answered	Disable Cache L1 et L2 Armv8 Cortex-A72 Cache Armv8-A	1 votes	8480 views	8 replies	Latest 10 days ago by Kael Hong	Answer this
Answered	Significance of the WVALID signal in AXI AMBA AXI	0 votes	3947 views	3 replies	Latest 15 days ago by Colin Campbell	Answer this

Answered	MS-DOS for ARM Dual Core Cortex A5 Qualcomm Snapdragon S1 MSM7225a Latest yesterday by Vicente Iñaki Cortes2008	2 replies 181 views
Answered	STM32 UART DMA can receive first time correct then it receive nothing Latest 6 days ago by neo_hoang	4 replies 4694 views
Answered	AXI4 - Data before address - why? Latest 7 days ago by af_23	6 replies 497 views
Answered	Use of WVALID signal in AXI Latest 10 days ago by Colin Campbell	3 replies 4667 views
Answered	Disable Cache L1 et L2 Armv8 Latest 10 days ago by Kael Hong	8 replies 8480 views
Answered	Significance of the WVALID signal in AXI Latest 15 days ago by Colin Campbell	3 replies 3947 views