Cortex-A57 | Community – Arm Developer

Blog posts

Arm Ethos-U65: Powering innovation in a new world of AI devices

Read about Arm Ethos-U65 and the expansion of Artificial Intelligence (AI).

3 days ago by Tanuj Arora

New Arm ML Guide: Add a new operator to Arm NN

Read the announcement of the new Machine Learning how-to guide - Add a new operator to Arm NN.

4 days ago by Kevin May

Imagimob: The Fastest Path from Data Collection to Embedded AI Application

Learn how to collect data and deploy to an embedded device. This blog will show you how to do this for headphones with gesture recognition features using the world's smallest radar system by Acconeer

4 days ago by Mary Bennion

Making the most of Arm NN for GPU inference: OpenCL Tuner

This blog explores how to make the most of Arm NN for GPU inference through the new OpenCL Tuner.

7 days ago by Roberto Lopez Mendez

Smart Pruning: Improve Machine Learning Performance on Mobile

This blog describes what smart pruning is and how it improves machine learning performance on mobile.

10 days ago by Joshua Sowerby

Project Cassini - Ensuring a cloud native experience across a secure…

Project Cassini, announced at the 2019 Arm TechCon, is the open, collaborative, standards-based initiative to ensure a cloud native software experience across a secure Arm edge ecosystem. This week at Arm DevSummit 2020, Arm invites you to learn more…

14 days ago by Augustine Nebu Philips

Popular forum posts

Answered	UART + DMA: how to ?	0 votes	2586 views	6 replies	Latest 3 days ago by Colin Campbell	Answer this
Answered	STM32 UART DMA can receive first time correct then it receive nothing	0 votes	743 views	3 replies	Latest 4 days ago by 42Bastian Schick	Answer this
Answered	Why I'm not able to put the breakpoints??	0 votes	936 views	4 replies	Latest 7 days ago by omkardixi	Answer this
Answered	Cortex M7 SPI Interface Register Base Address Cortex-M7	0 votes	840 views	6 replies	Latest 8 days ago by atlasium47	Answer this
Answered	why there are separate registers for interrupt set-enable and clear-enable while can be just one Cortex-M3 Cortex-M System Design Kit	0 votes	764 views	2 replies	Latest 11 days ago by Morteza	Answer this
Answered	JTAG Debugger for Cortex-R7	1 votes	351 views	3 replies	Latest 14 days ago by shubham@p	Answer this

Answered	UART + DMA: how to ? Latest 3 days ago by Colin Campbell	6 replies 2586 views
Answered	STM32 UART DMA can receive first time correct then it receive nothing Latest 4 days ago by 42Bastian Schick	3 replies 743 views
Answered	Why I'm not able to put the breakpoints?? Latest 7 days ago by omkardixi	4 replies 936 views
Answered	Cortex M7 SPI Interface Register Base Address Latest 8 days ago by atlasium47	6 replies 840 views
Answered	why there are separate registers for interrupt set-enable and clear-enable while can be just one Latest 11 days ago by Morteza	2 replies 764 views
Answered	JTAG Debugger for Cortex-R7 Latest 14 days ago by shubham@p	3 replies 351 views