Cortex-A57 | Community – Arm Developer

Blog posts

SensiML: Good data in, good model out, good result

Read this blog written by Chris Rogers, CEO SensiML.

Read about super resolution on Arm NPU, content written by Alex Shang, Yabin Zheng, Mary Bennion, and Alex Avramenko. Background In the consumer electronics industry, high resolution has become widespread and is an expected feature that provides…

9 days ago by Alex Avramenko

Fluent.ai efficient multilingual speech recognition and understanding on…

In this blog, written by Vikrant Tomar, Sam Myer and Kirsten Joe of Fluent.ai, read about multilingual speech recognition for Arm Cortex MCUs.

18 days ago by Mary Bennion

Using PSA Security Toolbox to protect ML on the edge

In this blog, read about Platform Security Architecture (PSA) and the Security Architecture Toolbox used to protect Machine Learning (ML) models on the edge.

28 days ago by Michael Vakulenko

Embedded AI for Healthcare: How We Built COVID-Net for Embedded Devices

In this blog, read about what COVID-Net is doing in embedded healthcare.

29 days ago by Mary Bennion

Unlocking the power of collaborative learning on Arm MCUs

Read this blog from Alexander Eroma, head of Intelligence at Octonion about collaborative learning with Arm MCUs.

1 months ago by Mary Bennion

Popular forum posts

Answered	Speculative execution/loads on Cortex-A5 Cortex-A5 Pipeline Control and Execution Cache	1307 views	5 replies	Latest 3 days ago by vstehle	Answer this
Answered	Inconsistent shareability domain on tlbi instructions Cortex-A72 Cortex-A53	633 views	3 replies	Latest 6 days ago by josecm	Answer this
Answered	Understanding interrupt latency and jitter in Cortex-M Interrupt Handling Cortex-M7 Cortex-M Interrupt	1107 views	7 replies	Latest 7 days ago by 42Bastian Schick	Answer this
Answered	ID issue	838 views	2 replies	Latest 10 days ago by Colin Campbell	Answer this
Answered	Event Recorder with STM32F0 Cortex-M0 SRAM	1788 views	8 replies	Latest 10 days ago by NSharp	Answer this
Answered	DWT instruction address CoreSight Debug and Trace Cortex-M33 Armv8-M	423 views	2 replies	Latest 15 days ago by Lica	Answer this

Answered	Speculative execution/loads on Cortex-A5 Latest 3 days ago by vstehle	5 replies 1307 views
Answered	Inconsistent shareability domain on tlbi instructions Latest 6 days ago by josecm	3 replies 633 views
Answered	Understanding interrupt latency and jitter in Cortex-M Latest 7 days ago by 42Bastian Schick	7 replies 1107 views
Answered	ID issue Latest 10 days ago by Colin Campbell	2 replies 838 views
Answered	Event Recorder with STM32F0 Latest 10 days ago by NSharp	8 replies 1788 views
Answered	DWT instruction address Latest 15 days ago by Lica	2 replies 423 views