Cortex-A72 | Community – Arm Developer

Blog posts

This blog demonstrates how to significantly reduce memory usage and achieve a substantial inference speed-up through enabling new Arm NN features.

This blog explores how Tweeten, a free popular Twitter app, was deployed on Windows on Arm devices through Electon on Native Arm64.

This blog article introduces how to profile and optimize machine learning applications running with the Arm NN inference engine.

This blog explores how StaffPad, a music notation app, was deployed on Windows on Arm devices through the Universal Windows Platform.

This blog is trying to showcase an X-RAY classification model for detecting a COVID-19 vs Healthy patients using the CovidX database.

Arm and MLCommons, a global engineering consortium are working together to push industry benchmarks and best practices for AI.

Popular forum posts

Answered	Accessing GIC registers CoreLink GIC-400 Generic Interrupt Controller Interrupt Handling AArch64	544 views	3 replies	Latest yesterday by Zenon Xiu	Answer this
Answered	Cortex-A53 - Understanding Translation Table (Cannot enable MMU) Cortex-A53 Memory Management Unit (MMU)	152 views	1 replies	Latest 4 days ago by krjdev	Answer this
Answered	Where to start with ARM Trust-zone development for Cortex-A series?	8040 views	6 replies	Latest 4 days ago by br-dev	Answer this
Answered	Cortex M0/M0+/M1 32-bit x 32-bit --->64-bit signed multiply Cortex-M0 Cortex-M1 Cortex-M	7277 views	9 replies	Latest 6 days ago by Sean Dunlevy	Answer this
Answered	TLB coherence expectation with TF-A running on ARM Neoverse N1 cores and CMN-600 network	1337 views	6 replies	Latest 6 days ago by Oliver Beirne	Answer this
Answered	Are there any moderators to wipe out the spam?	1033 views	3 replies	Latest 6 days ago by Oliver Beirne	Answer this

Answered	Accessing GIC registers Latest yesterday by Zenon Xiu	3 replies 544 views
Answered	Cortex-A53 - Understanding Translation Table (Cannot enable MMU) Latest 4 days ago by krjdev	1 replies 152 views
Answered	Where to start with ARM Trust-zone development for Cortex-A series? Latest 4 days ago by br-dev	6 replies 8040 views
Answered	Cortex M0/M0+/M1 32-bit x 32-bit --->64-bit signed multiply Latest 6 days ago by Sean Dunlevy	9 replies 7277 views
Answered	TLB coherence expectation with TF-A running on ARM Neoverse N1 cores and CMN-600 network Latest 6 days ago by Oliver Beirne	6 replies 1337 views
Answered	Are there any moderators to wipe out the spam? Latest 6 days ago by Oliver Beirne	3 replies 1033 views