Cortex-A73

The Cortex-A73 processor is the most-efficient high-performance processor that implements the Armv8-A architecture.

Information on Cortex-A73.

Getting Started

The Cortex-A73 processor can be paired with the Cortex-A53 or Cortex-A35 processor in a big.LITTLE configuration for mobile applications. The Cortex-A73 processor cluster has one to four cores, each with their L1 instruction and data caches, together with a single shared L2 unified cache.

Contact Us

Specifications

Architecture  Armv8-A
Multicore 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 4 ACE technology
ISA Support
  • AArch32 for full backward compatibility with Armv7
  • AArch64 for 64-bit support and new architectural features
  • TrustZone security technology
  • Neon advanced SIMD
  • DSP & SIMD extensions
  • VFPv4 floating point
  • Hardware virtualization support
Debug & Trace
  • Manual containing technical information.

  • Cortex-A73 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here
  • Architecture A 62 guide

  • Porting to Arm 64-bit

    If you are migrating from an Armv7 architecture based design to the Armv8 64-bit A64 instruction set, we provide a porting guide to help you.


    Get the guide
  • a ulink, a board, a desktop.

  • Development Tools for Cortex-A

    Arm and our partners provide specialist code generation, debug and analysis tools for software development on Cortex-A series processors, such as DS-5 Development Studio.

    Learn more
  • A program that is running on a desktop.

  • Cortex-A Series Programmer's Guide for Armv8-A

    Common to all Cortex-A series processors, this programmer's guide is useful for assembly and C language application development for Armv8-A.

    Get the guide

Cortex-A Comparison Table (Armv7-A)

Feature Cortex-A5 Cortex-A7 Cortex-A9 Cortex-A15 Cortex-A17
Instruction set architecture and extensions Armv7-A Armv7-A
LPAE Virtualization		 Armv7-A Armv7-A
LPAE Virtualization		 Armv7-A
LPAE Virtualization
Pipeline In order In order Out of order Out of order Out of order
Superscalar No Partial Yes Yes Yes
Neon and Floating Point Unit Optional Optional Optional Optional Included
Floating Point Unit only Optional Optional Optional Optional Included
Cryptography Unit No No No No No
Physical Addressing (PA) 32-bit 40-bit 32-bit 40-bit 40-bit
Dual Core Lock-Step (DCLS) No No No No No
L1 I-Cache / D-Cache 4k-64k 8k-64k 16k-64k 32kB/32kB 32k-64k/32k
L2 Cache External L2C-310 Up to 1MB External L2C-310 512kB-4MB 256kB-8MB
L3 Cache NA NA NA NA NA
ECC / Parity   No Yes Yes L2 only
LPAE No Yes No Yes Yes
Bus Interfaces AXI ACE AXI ACE or CHI ACE
ACP Optional No Optional Optional Optional
Peripheral Port     No No Yes
Functional Safety Support          
Security TrustZone TrustZone TrustZone TrustZone TrustZone
Interrupt Controller Optional Integrated GIC v1 (MP only) Optional Integrated GIC v2 Internal Integrated GIC v1 (MP only) Optional Integrated GICv2 External GICv2
Generic Timer No Yes Yes Armv8-A Armv8-A

Cortex-A Comparison Table (Armv8-A)

Feature Cortex-A32 Cortex-A34 Cortex-A35 Cortex-A53 Cortex-A55 Cortex-A57 Cortex-A65 Cortex-A65AE Cortex-A72 Cortex-A73 Cortex-A75 Cortex-A76 Cortex-A76AE Cortex-A77 
Instruction set architecture and extensions Armv8-A AArch32 only Armv8-A AArch64 only Armv8-A Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only) Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A Armv8-A Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product Armv8-A, Armv8.1 extensions, Armv8.2 extensions, Cryptography extensions, RAS extensions, Armv8.3 (LDAPR instructions only), Armv8.4 Dot Product
Pipeline In order In order In order In order In order Out of order Out of order Out-of-order Out of order Out of order Out-of-order Out-of-order Out-of-order Out-of-order
Superscalar       Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
Neon and Floating Point Unit Optional Optional Optional Optional Optional Included Included Included Included Included Included Included Included Included
Floating Point Unit only N/A N/A N/A N/A Optional Included Included Included Included Included Included Included Included Included
Cryptography Unit Optional Optional Optional Optional N/A Optional Optional Optional Optional Optional Optional Optional Optional Optional
Physical Addressing (PA) 40-bit 40-bit 40-bit 40-bit 40-bit 40-bit 44-bit 44-bit 40-bit 40-bit 44-bit 40-bit 40-bit 40-bit
Dual Core Lock-Step (DCLS) No No No No No No No Yes (in safety-mode) No No No No Yes (in safety-mode) No
L1 I-Cache / D-Cache 8k-64k 8k-64k 8k-64k 8k-64k 16kB-64kB 48kB/32kB 16KB to 64KB 16KB to 64KB 48KB/32kB-64kB 32k/32k-64k 64KB 64KB 64KB 64KB
L2 Cache 128KB-1MB 128KB-1MB 128KB-1MB 128KB-2MB 64kB-256kB 512kB-2MB 64KB to 256KB 64KB to 256KB 512kB-4MB 256k-8MB 256KB to 512KB 256KB to 512KB 256KB to 512KB 256KB to 512KB
L3 Cache NA NA NA NA Optional
From 256kB to 4MB		 NA Optional 512KB to 4MB Optional 512KB to 4MB NA NA Optional 512KB to 4MB Optional 512KB to 4MB Optional 512KB to 4MB Optional 512KB to 4MB
ECC / Parity Yes Yes Yes Yes Yes Yes Yes Yes Yes L2 only Yes Yes Yes Yes
LPAE Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
Bus Interfaces ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE or CHI ACE ACE or CHI ACE or CHI ACE or CHI ACE or CHI
ACP Optional Optional Optional Optional Optional Yes Optional Optional Optional Yes Optional Optional Optional Optional
Peripheral Port         Optional   Optional Optional     Optional Optional Optional Optional
Functional Safety Support Yes Yes Yes Yes Yes Yes   Yes Yes   Yes Yes Yes Yes
Security TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone TrustZone
Interrupt Controller External
GICv3		 External
GICv3		 External
GICv3		 External
GICv3		 External
GICv4		 External
GICv3		 External
GICv4		 External
GICv4		 External
GICv3		 External
GICv3		 External
GICv4		 External
GICv4		 External
GICv4		 External
GICv4
Generic Timer Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A Armv8-A

 

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the Cortex-A73 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses   Arm Design Reviews  Open a support case

Related IP

The Cortex-A73 processor can be incorporated into a SoC using a broad range of Arm technology including Graphics IP, System IP, and Physical IP. The Cortex-A73 processor is fully supported by Arm development tools. Related IP includes:

Graphic IP
 Other IP
 Tools

Mali-G71 GPU

Mali-DP550 display processor

Mali-V550 video processor

CoreLink CCI-550

CoreLink Interrupt Controllers

CoreLink System Controllers

TrustZone System IP

CoreLink DMC-500 and CoreLink DMC-520

CoreSight SoC-400

Arm POP IP

Fixed Virtual Platforms

Development Boards

Arm Compiler

Fast Models

Community Blogs

Blog post image
Arm Always-On Mobile Face Unlock Achieves Over 98% Accuracy

Arm’s face verification system is a real-time proof of concept that achieves 98.36% accuracy, running efficiently on Arm machine learning-optimized platforms.

9 months ago by Konstantinos Monachopoulos
1
Blog post image
Mali-G72 High Performance GPU debuts in HiSilicon's Kirin 970 SoC

For those of us who arguably take our tech a little too seriously, the first time a brand new product appears in real-life silicon is pretty exciting.

1 years ago by Freddi Jeffries
3
Blog post image
DS-5 support with the HiKey 960 board

In this post I discuss how can you use DS-5 to debug and trace on HiKey 960 board and provide examples of this in practice.

1 years ago by jiangnannan1007
1
Blog post image
Get your hands on HiKey 960 board, a combination of the latest Arm…

April 25, 2017 will be remembered by developers as a liberation day, because it’s the day Linaro announced the HiKey 960 board from HiSilicon. This innovative board was designed to resolve one of the persistent problems they’ve been facing: access to…

2 years ago by Ray Hwang
4
Blog post image
Huawei Mate 9: Sustained performance for gaming & VR

As the days get shorter and the cold weather begins to creep in, we know it’s that time of year when we can start to get excited about the brand new devices for the upcoming year. A major announcement for us in the ARM® Mali™ Multime

2 years ago by Freddi Jeffries
1
Blog post image
[新闻]ARM针对台积电16FFC工艺的ARM Cortex-A73 推出POP IP

2016年6月14日，北京讯——ARM公司近日宣布ARM® Artisan®物理IP，包括POP™ IP现已面市，针对基于全新ARM Cortex®-A73处理器，并采用台积电16FFC（FinFET Compact）工艺的主流移动系统芯片（SoC）。第三代Artisan FinFET平台已对台积电16FFC工艺实现优化，有助于ARM的SoC合作伙伴采用最节能、高性能的Cortex-A73，设计移动和其他消费应用，并符合大众市场的

3 years ago by Song Bin 宋斌

Community Forums

Answered 32-bit encoding hex values for Arm instructions 0 votes 298 views 3 replies Latest 2 days ago by BQL Answer this
Answered Cycle count for a subroutine on Cortex M33 0 votes 289 views 2 replies Latest 4 days ago by Ed Player Answer this
Answered Where to find hard core Arm books, courses, tutorials
  • Arm7tdmi
 0 votes 2261 views 6 replies Latest 5 days ago by drake00 Answer this
Answered Debug Unit Cortex - R 0 votes 384 views 3 replies Latest 7 days ago by Martin Weidmann Answer this
Answered Disable data prefetching in a Cortex-A53 running Android
  • Cortex-A53
  • EL1
  • L1
  • L2
 0 votes 992 views 6 replies Latest 11 days ago by DNovo Answer this
Answered How to determine which core is generating the AXI read transaction in a multi core processor?
  • Cortex-A72
 0 votes 762 views 3 replies Latest 11 days ago by MNB Answer this
Answered 32-bit encoding hex values for Arm instructions Latest 2 days ago by BQL 3 replies 298 views
Answered Cycle count for a subroutine on Cortex M33 Latest 4 days ago by Ed Player 2 replies 289 views
Answered Where to find hard core Arm books, courses, tutorials Latest 5 days ago by drake00 6 replies 2261 views
Answered Debug Unit Cortex - R Latest 7 days ago by Martin Weidmann 3 replies 384 views
Answered Disable data prefetching in a Cortex-A53 running Android Latest 11 days ago by DNovo 6 replies 992 views
Answered How to determine which core is generating the AXI read transaction in a multi core processor? Latest 11 days ago by MNB 3 replies 762 views