Cortex-R5

The Arm Cortex-R5 processor provides extended fault containment for real-time applications.

Cortex-R5 Block Diagram.

Getting Started

The Arm Cortex-R5 processor forms a simple migration path from the Cortex-R4 processor, and onwards to the higher performance Cortex-R8 and Cortex-R52 processors. The Cortex-R5 processor builds on the feature set of the Cortex-R4 with enhanced error management, extended functional safety, and SoC integration features for use in deeply embedded real-time and safety-critical systems.

Specifications

Architecture Armv7-R.
Instruction Set Arm and Thumb-2. Supports DSP instructions optional Floating-Point Unit with single-precision.
Microarchitecture Eight-stage pipeline with instruction pre-fetch, branch prediction and selected dual-issue execution. Parallel execution paths for load-store, MAC, shift-ALU, divide and floating point. Binary compatibility with the Arm9, Arm11, Cortex-R4 and Cortex-R7 embedded processors.
Cache controllers Harvard memory architecture with optional integrated Instruction and Data cache controllers. Cache sizes are in-dependably configurable from 4 to 64KB. Cache lines are either write-back or write-through.
Tightly-Coupled Memories Optional Tightly-Coupled Memory interfaces are used for highly deterministic or low-latency applications that may not respond well to caching ( e.g. instruction code for interrupt service routines and data that requires intense processing). One or two logical TCMs, A and B, can be used for any mix of code and data. TCM size can be up to 8MB. TCM B has two physical ports, B0 and B1, for interleaving incoming DMA data streams.
Interrupt Interface Standard interrupt, IRQ, and non-maskable fast interrupt, FIQ, inputs are provided together with a VIC interrupt controller vector port. The GIC interrupt controller can also be used if more complex priority-based interrupt handling is required. The processor includes low-latency interrupt technology that allows long multi-cycle instructions to be interrupted and restarted. Lengthy memory accesses are also deferred in certain circumstances. LLPP is intended to provide non-blocking access to GIC registers.
Memory Protection Unit (MPU) Optional MPU configures attributes for either twelve or sixteen regions, each with resolution down to 32 Bytes. Regions can overlap, and the highest numbered region has highest priority.
Floating-Point Unit (FPU) Optional FPU implements the Arm Vector Floating Point architecture VFPv3 with 16 double-precision registers, compliant with IEEE754. The FPU performance is optimized for single-precision calculations and has (optional) full support for double precision. Operations include add, subtract, multiply, divide, multiply and accumulate, square root, conversions between fixed and floating-point, and floating-point constant instructions.
ECC Optional single-bit error correction and double-bit error detection for cache and/or TCM memories with ECC bits. Single-bit soft errors automatically corrected by the processor. ECC protection possible on all external interfaces.
Parity Optional support for parity bit error detection in caches and/or TCMs.
Master AXI bus 64-bit AMBA AXI bus master for Level-2 memory and peripheral access.
Slave AXI bus Optional 64-bit AMBA AXI bus slave port allows DMA masters to access the dual-port TCM B interface for high speed streaming of data in and out of the processor.
Low Latency Peripheral Port (LLPP) A dedicated 32-bit AMBA (AXI and optional AHB) port to integrate latency-sensitive peripherals more tightly with the processor.
Accelerator Coherency Port (ACP) A 64-bit AXI slave port to enable for coherency between the processor(s) and external intelligent peripherals such as DMA controllers, Ethernet or Flexray interfaces.
Dual-core A dual-core processor configuration for either a redundant Cortex-R5 CPU in lock-step for fault tolerant/fault detecting dependable systems or dual cores running independently, each executing its own program with its own bus interfaces, interrupts, and so on.
Debug Debug Access Port is provided. Functionality can be extended with DK-R5.
Trace An interface suitable for connection to CoreSight Embedded Trace Macrocell ETM R5 is present.

Compare all Cortex-R processors

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

Characteristics

Processor area, frequency and power consumption are highly dependent on process, libraries and optimizations. The table below estimates a typical single processor implementation of the Cortex-R5 processor on mainstream low-power process technology (28 nm HPM) with high-density, standard-performance cell libraries and 32KB instruction cache and 32KB data cache.

Cortex-R5 Single Processor 28nm HPM
Maximum clock frequency Above 1.4 GHz
Performance 1.67 / 2.02 / 2.45 DMIPS/MHz*
3.47 CoreMark/MHz**
Total area (Including Core+RAM+Routing) From 0.21 mm2
Efficiency From 62 DMIPS/mW

* The first result abides by all of the 'ground rules' laid out in the Dhrystone documentation, the second permits inlining of functions (not just the permitted C string libraries) while the third additionally permits simultaneous multifile compilation. All are with the original (K&R) v2.1 of Dhrystone.

** CFLAGS ="--endian=little --cpu=Cortex-R5 --fpu=None -Ohs --no_size_constraints"

  • Manual containing technical information.

  • Cortex-R5 Technical Reference Manual

    Technical information for system designers and verification engineers working on Cortex-R5 based systems.

    Read more
  • A program that is running on a desktop.

  • Cortex-R Series Programmer's Guide

    For Software developers working in assembly language, this guide covers programming Cortex-R series devices.

    Get the guide
  • a ulink, a board, a desktop.

  • Development Tools for Cortex-R Series

    DS-5 Development Studio and a range of 3rd party and open source tools support Cortex-R series software development.

    Learn more

Comparing Cortex-R Series Processors

Arm Cortex-R4 Arm Cortex-R5 Arm Cortex-R7 Arm Cortex-R8  Arm Cortex-R52
1.67 / 2.01 / 2.45 DMIPS/MHz*
3.47 CoreMark/MHz**		 1.67 / 2.01 / 2.45 DMIPS/MHz*
3.47 CoreMark/MHz***		 2.50 / 2.90 / 3.77 DMIPS/MHz*
4.35 CoreMark/MHz****		 2.50 / 2.90 / 3.77 DMIPS/MHz*
4.62 CoreMark/MHz****
 2.04 / 2.6 / 5.07 DMIPS/MHz*
4.2 CoreMarks/MHz
Lockstep configuration Lockstep configuration
Dual-core Asymmetric Multi-Processing (AMP) configuration		 Lockstep configuration
Dual-core Asymmetric Multi-Processing (AMP) with QoS configuration
Dual core Symmetric Multi-Processing (SMP) configuration		 Lockstep configuration 
Dual, triple or quad-core Asymmetric Multi-Processing (AMP) with QoS configuration
Dual, triple or quad-core Symmetric Multi-Processing (SMP) configuration
 Lockstep configuration 
Dual, triple or quad-core Asymmetric Multi-Processing (AMP) with QoS configuration
Dual, triple or quad-core Symmetric Multi-Processing (SMP) configuration
Tightly Coupled Memory (TCM) Tightly Coupled Memory
Low Latency Peripheral Port 
Accelerator Coherency Port
Micro Snoop Control Unit (µSCU)		 Tightly Coupled Memory
Low Latency Peripheral Port 
Accelerator Coherency Port
Snoop Control Unit (SCU)		 Tightly Coupled Memory
Low Latency Peripheral Port
Accelerator Coherency Port
Snoop Control Unit (SCU)

 Tightly Coupled Memory
Low Latency Peripheral Port
Flash Port
8-stage dual issue pipeline with instruction pre-fetch and branch prediction 8-stage dual issue pipeline with instruction pre-fetch and branch prediction 11-stage superscalar pipeline with out-of-order execution and register renaming and advanced dynamic and static branch prediction with instruction loop buffer 11-stage superscalar pipeline with out-of-order execution and register renaming and advanced dynamic and static branch prediction with instruction loop buffer
 8-stage dual issue pipeline with instruction pre-fetch and branch prediction
I-Cache and D-Cache I-Cache and D-Cache I-Cache and D-Cache  I-Cache and D-Cache
 I-Cache and D-Cache
Hardware divide, SIMD, DSP Hardware divide, SIMD, DSP Hardware divide, SIMD, DSP  Hardware divide, SIMD, DSP
 Hardware divide, NEON
IEEE754 Double Precision FPU IEEE754 Double Precision FPU or optimized SP Floating Point Unit IEEE754 Double Precision FPU or optimized SP Floating Point Unit IEEE754 Double Precision FPU or optimized SP Floating Point Unit
 IEEE754 Double Precision FPU or optimized SP Floating Point Unit
Memory Protection Unit (MPU) with 8 or 12 memory regions Memory Protection Unit (MPU) with 12 or 16 memory regions Memory Protection Unit (MPU) with 12 or 16 memory regions Memory Protection Unit (MPU) with 12, 16, 20 or 24 memory regions
 Stage-1 Memory Protection Unit (MPU) with 0 or 16 memory regions
Stage-2 Memory Protection Unit (MPU) with 0 or 16 memory regions
ECC and Parity protection on L1 memories ECC and Parity protection on L1 memories and AXI bus ports ECC and Parity protection on L1 memories and AXI bus ports.
Error Management with error bank		 ECC and Parity protection on L1 memories and AXI bus ports.
Error Management with error bank		 ECC and Parity protection on L1 memories and AXI bus ports
Bus interconnect protection 
Vectored Interrupt Controller (VIC) Port or Generic Interrupt Controller (GIC) Vectored Interrupt Controller (VIC) or Generic Interrupt Controller (GIC) Integrated Generic Interrupt Controller (GIC) Integrated Generic Interrupt Controller (GIC)
 Integrated Generic Interrupt Controller (GIC), 32-960 interrupts

* The first result abides by all of the 'ground rules' laid out in the Dhrystone documentation, the second permits inlining of functions (not just the permitted C string libraries) while the third additionally permits simultaneous multifile complilation. All are with the original (K&R) v2.1 of Dhrystone.

** CFLAGS ="--cpu cortex-r4 -O3 -Otime --fpu softvfp -Ono_inline -Ono_multifile --fpmode=fast --loop_optimization_level=2"

*** CFLAGS ="--cpu cortex-r5 -O3 -Otime --fpu softvfp -Ono_inline -Ono_multifile --fpmode=fast --loop_optimization_level=2"

**** CFLAGS ="--cpu cortex-r5f -O3 -Otime -Ono_inline -Ono_multifile --fpmode=fast --loop_optimization_level=2"

Cortex-R series processors are all binary compatible, enabling software reuse and a seamless progression from one Cortex-R processor to another as functionality and/or additional processing power is required.

11-stage superscalar pipeline with out-of-order execution and register renaming and advanced dynamic and static branch prediction with instruction loop buffer
Hardware divide, SIMD, DSP

Get Support

Community Blogs

Blog post image
Functional safety: Enabling safer systems with Arm technology

Arm is fully committed to providing the IP, software development tools, test libraries and documentation required for successful, efficient development of a wide range of applications.

2 years ago by Neil Stroud
3
Blog post image
“安全文档包”将推动 ARM 系统在功能安全方面的更新

作者：Caroline Hayes，高级编辑嵌入式系统工程部门撇开医疗和工业市场不谈，就汽车行业而言，高级驾驶员辅助系统 (ADAS) 有了大幅改进，例如车辆中增加车道偏离警告和碰撞避免定向系统；并且联网的车辆对车辆 (V2V) 和车辆对基础设施 (V2I) 安全系统也有所发展。它们均依赖电子系统的功能安全来避免碰撞和伤害驾驶员、其他道路使用者和行人。ARM 功能安全部门经理 Lauri Ora 认为，考虑功能安全（即系统在发现某些情况时如何应对）时，开发人员必须“时刻警惕错误情况&

4 years ago by Song Bin 宋斌
Blog post image
高级驾驶员辅助系统 (ADAS) 取得诸多进步——无人驾驶汽车离我们越来越近

英文版 English version:Advances in ADAS – Getting Closer to the Self-Driving Car汽车制造厂商不断改进汽车设计，推出的每一款新车型让驾驶体验益发安全和舒适。过去几年来，汽车设计出现了一种明显的技术化趋势，旨在让汽车驾驶更加轻松。本年度的国际消费电子展之所以备受瞩目，一则在于参展汽车厂商众多，二则因为几乎所有厂商都携无人驾驶汽车参展，让人不免大胆预测无人驾驶汽车未来五年内就有望问世。我第一次对无人驾驶汽车的认识是在

4 years ago by Song Bin 宋斌
Blog post image
ARM 将安全性融入用于汽车、医疗、交通行业的 Cortex-R 处理器核心：Chris Turner 专访

2015 年 3 月 13 日作者：Chris A. Ciufo，Extension Media 嵌入式领域主编2015 年 1 月，我对 ARM® 的 Chris Turner 进行了长时间的访谈。Chris 是 Cortex®-R 处理器系列 CPU 集团的产品营销总监。 “R”代表实时，包括最适合安全优先系统（如汽车的制动和转向系统）的处理器。 ARM 于十二月和一月先后公布了其针对安全优先应用的规划以及将 Cortex-R5 定位于汽车和相关系

5 years ago by Song Bin 宋斌
Blog post image
Advances in ADAS – Getting Closer to the Self-Driving Car

Chinese version 中文版：高级驾驶员辅助系统 (ADAS) 取得诸多进步——无人驾驶汽车离我们越来越近Automobile manufacturers are constantly making improvements to the design of cars, creating an experience that is safer and more comfortable with each new model. In the last number

5 years ago by Eoin McCann
1
Blog post image
0 to 25 board partners in under 2 years,  Zynq delivers

As we started to research ARM based Embedded Computing Board (ECB) manufacturers for our Embedded Computing Board (ECB) Resource Guide Dave Tokic of Xilinx told us that there are now 25 companies making ECBs based on the Xilinx Zynq-7000 SoC. 

5 years ago by David Blaza

Community Forums

Not answered Cortex-M3 softcore minimal SoC
  • Cortex-M3
  • DesignStart
 0 votes 36 views 0 replies Started 16 hours ago by TinyLabs Answer this
Not answered Bus Fault when configuring cross trigger matrix / CTICONTROL 0 votes 49 views 0 replies Started 22 hours ago by Jacek Wywrót Answer this
Answered which is better for performance fetching instructions from flash or SRAM? 0 votes 265 views 4 replies Latest yesterday by Andy Neil Answer this
Suggested answer the linux kernel will be hung here as long as there are more than one core inside one cluster 0 votes 4758 views 1 replies Latest 2 days ago by Zhifei Yang Answer this
Suggested answer A72 Invalidate dirty cache line (DC IVAC) 0 votes 1188 views 1 replies Latest 2 days ago by Zhifei Yang Answer this
Suggested answer TrustZone- Confidential Computing- TEE 0 votes 3457 views 3 replies Latest 2 days ago by Zhifei Yang Answer this
Not answered Cortex-M3 softcore minimal SoC Started 16 hours ago by TinyLabs 0 replies 36 views
Not answered Bus Fault when configuring cross trigger matrix / CTICONTROL Started 22 hours ago by Jacek Wywrót 0 replies 49 views
Answered which is better for performance fetching instructions from flash or SRAM? Latest yesterday by Andy Neil 4 replies 265 views
Suggested answer the linux kernel will be hung here as long as there are more than one core inside one cluster Latest 2 days ago by Zhifei Yang 1 replies 4758 views
Suggested answer A72 Invalidate dirty cache line (DC IVAC) Latest 2 days ago by Zhifei Yang 1 replies 1188 views
Suggested answer TrustZone- Confidential Computing- TEE Latest 2 days ago by Zhifei Yang 3 replies 3457 views