Cortex-R5 | Community – Arm Developer

Blog posts

Arm A-Profile Architecture Developments 2020

Working with its architecture licensees and ecosystem partners, Arm continues to evolve its architecture, developing new functionality to meet the needs of both new and existing markets. This blog discusses some of the key additions to the A-profile

2 days ago by Martin Weidmann

How to build scalable Next Best Action solution in pure SQL with Hivemall

In this blog, read about Hivemall with Next Best Action (NBA) and how to build scalable solutions.

13 days ago by dkovachev

Hybrid Computer Vision Recognition for Security Applications

Read this blog, written by Elaine Lin from ZKTeco, about computer vision for security applications.

21 days ago by Alex Avramenko

AnchorZ: DZ Authentication: Re-thinking Traditional Authentication Technolo

In this blog, Masaaki Tokuyama, Founder & CEO, AnchorZ Inc. describes a different approach to device security by using biometrics combined with user behavior.

1 months ago by Mary Bennion

SensiML: Good data in, good model out, good result

Read this blog written by Chris Rogers, CEO SensiML.

1 months ago by Mary Bennion

Super Resolution on Arm NPU

Read about super resolution on Arm NPU, content written by Alex Shang, Yabin Zheng, Mary Bennion, and Alex Avramenko. Background In the consumer electronics industry, high resolution has become widespread and is an expected feature that provides…

1 months ago by Alex Avramenko

Popular forum posts

Answered	Cortex-R5: Divide-by-zero Armv7 Exception Model Cortex-R5 Processors Software Development	5110 views	8 replies	Latest 10 months ago by Tau	Answer this
Answered	Regarding the J bit	3213 views	4 replies	Latest 1 years ago by 42Bastian Schick	Answer this
Answered	What is the priority between synchronous data abort and FIQ in Cortex-R5F? Cortex-R5 Interrupt	4082 views	6 replies	Latest 1 years ago by Etienne Alepins	Answer this
Answered	Cortex R8 axi unaligned transfer program cortex-r8	2547 views	2 replies	Latest 1 years ago by Ben Chen	Answer this
Answered	Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA?	3429 views	4 replies	Latest 1 years ago by RLA	Answer this
Answered	Memory Protection Unit - Complexity in usage	4431 views	7 replies	Latest 1 years ago by Andy Neil	Answer this

Answered	Cortex-R5: Divide-by-zero Latest 10 months ago by Tau	8 replies 5110 views
Answered	Regarding the J bit Latest 1 years ago by 42Bastian Schick	4 replies 3213 views
Answered	What is the priority between synchronous data abort and FIQ in Cortex-R5F? Latest 1 years ago by Etienne Alepins	6 replies 4082 views
Answered	Cortex R8 axi unaligned transfer Latest 1 years ago by Ben Chen	2 replies 2547 views
Answered	Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA? Latest 1 years ago by RLA	4 replies 3429 views
Answered	Memory Protection Unit - Complexity in usage Latest 1 years ago by Andy Neil	7 replies 4431 views