Cortex-R5 | Community – Arm Developer

Blog posts

Introducing the Scalable Matrix Extension for the Armv9-A Architecture

In this blog, read the details for Scalable Matrix Extension (SME). This is a new extension from the latest Arm Vision day announcement for Armv9-A.

12 days ago by Martin Weidmann

Improving Java performance on Neoverse N1 systems

In this blog, we compared the throughput and SLA score of our enterprise Java application with and without tuned configurations on AWS Graviton2 m6g instances.

12 days ago by Shiyou Huang

Porting SSE to Neon: Are libraries the way forward?

Moving from SSE to Arm Neon is a transition many developers are looking to make, with many already making the jump to Neon. In this blog we look at an easier way to achieve this process, and the steps involved.

25 days ago by Ben Clark

Delivering enhanced security through Memory Tagging Extension

This blog explains how developers can deliver enhanced security through utilizing Arm's Memory Tagging Extension (MTE) security feature.

1 months ago by Koki Mitsunami

Introducing Arm’s Dynamic TrustZone technology

In this blog, read through the introduction of Arm's dynamic TrustZone technology.

1 months ago by Jason Parker

Unlocking the power of data with Arm CCA

In this blog, read about Arm Confidential Compute Architecture (Arm CCA).

1 months ago by Charles García-Tobin

Popular forum posts

Answered	Inner/Outer Cacheability in Cortex V8-R	5019 views	4 replies	Latest 1 months ago by XNoOp	Answer this
Answered	TCM interface timing of Arm Cortex-r4f	1333 views	11 replies	Latest 1 months ago by Aaliyah	Answer this
Answered	Cortex-R4 PMU CP15 cycle counter value : runto readout vs step by step to readout..	623 views	4 replies	Latest 1 months ago by d.ry	Answer this
Answered	ATCM ECC error causes prefetch abort despite ECC check being disabled. Armv7 Exception Model Cortex-R4	3987 views	4 replies	Latest 3 months ago by Alex21	Answer this
Answered	Application note on R4 and R5 differences Cortex-R Cortex-R5 Cortex-R4	6966 views	7 replies	Latest 3 months ago by EllieC	Answer this
Answered	Is Advanced-SIMD supported in Cortex-R5F? Cortex-R Cortex-R5 Armv7-R SIMD and Vector Execution	7090 views	5 replies	Latest 5 months ago by Zenon Xiu (修志龙）	Answer this

Answered	Inner/Outer Cacheability in Cortex V8-R Latest 1 months ago by XNoOp	4 replies 5019 views
Answered	TCM interface timing of Arm Cortex-r4f Latest 1 months ago by Aaliyah	11 replies 1333 views
Answered	Cortex-R4 PMU CP15 cycle counter value : runto readout vs step by step to readout.. Latest 1 months ago by d.ry	4 replies 623 views
Answered	ATCM ECC error causes prefetch abort despite ECC check being disabled. Latest 3 months ago by Alex21	4 replies 3987 views
Answered	Application note on R4 and R5 differences Latest 3 months ago by EllieC	7 replies 6966 views
Answered	Is Advanced-SIMD supported in Cortex-R5F? Latest 5 months ago by Zenon Xiu (修志龙）	5 replies 7090 views