Cortex-R7 | Community – Arm Developer

Blog posts

Parallel heterogenous computing for IoT-boards and nanocomputers with Armv8…

Read this guest blog by Arthur Ratz about computing for IoT-boards and nanocomputers with Armv8-A and AArch64. This is a guest blog contribution from Arthur Ratz Build and run a modern parallel code in C++17 and CL and SYCL programming model…

4 days ago by Arthur Ratz

Memory Model Tool: Morello (and some Memory Tagging)

This post presents a new extension to the Memory Model Tool: the implementation of the Morello architectural features.

19 days ago by Ambroise Vincent

Accelerating Edge Computing with Arm Ethos-N78 and Artisan Physical IP on…

In this blog, read about how to accelerate Edge Computing with Arm Ethos-N78 and Artisan.

21 days ago by Lakshmi Jain

Arm Cortex-A78C CPU: Secure and scalable performance for next-generation…

This blog provides details about key features and benefits of the Arm Cortex-A78C CPU, which is the latest addition to the Cortex-A78 family.

22 days ago by Vincent Risson

Expanding the Memory Model Tools to System-level architecture

Memory Model Tools: System-level architecture. In this blog, learn about how to run System-level litmus tests using KVM.

a month ago by Jade Alglave

Running litmus tests on hardware using litmus7

In this blog, read about how to run a litmus test on hardware using litmus7.

1 months ago by Jade Alglave

Popular forum posts

Answered	Is Advanced-SIMD supported in Cortex-R5F? Cortex-R Cortex-R5 Armv7-R SIMD and Vector Execution	0 votes	4388 views	4 replies	Latest 8 days ago by Koppu	Answer this
Answered	JTAG Debugger for Cortex-R7	1 votes	786 views	3 replies	Latest 1 months ago by shubham@p	Answer this
Answered	Cortex-R5: Divide-by-zero Armv7 Exception Model Cortex-R5 Processors Software Development	0 votes	6158 views	8 replies	Latest 12 months ago by Tau	Answer this
Answered	Regarding the J bit	0 votes	3836 views	4 replies	Latest 1 years ago by 42Bastian Schick	Answer this
Answered	What is the priority between synchronous data abort and FIQ in Cortex-R5F? Cortex-R5 Interrupt	0 votes	4864 views	6 replies	Latest 1 years ago by Etienne Alepins	Answer this
Answered	Cortex R8 axi unaligned transfer program cortex-r8	0 votes	3012 views	2 replies	Latest 1 years ago by Ben Chen	Answer this

Answered	Is Advanced-SIMD supported in Cortex-R5F? Latest 8 days ago by Koppu	4 replies 4388 views
Answered	JTAG Debugger for Cortex-R7 Latest 1 months ago by shubham@p	3 replies 786 views
Answered	Cortex-R5: Divide-by-zero Latest 12 months ago by Tau	8 replies 6158 views
Answered	Regarding the J bit Latest 1 years ago by 42Bastian Schick	4 replies 3836 views
Answered	What is the priority between synchronous data abort and FIQ in Cortex-R5F? Latest 1 years ago by Etienne Alepins	6 replies 4864 views
Answered	Cortex R8 axi unaligned transfer Latest 1 years ago by Ben Chen	2 replies 3012 views