Neoverse E1

The Neoverse E1 processor is a new class of highly efficient CPU designed specifically for throughput compute workloads.

Neoverse E1 block diagram

Getting started

The Arm Neoverse E1 CPU delivers best in class throughput efficiency. It incorporates a new simultaneous multithreading (SMT) microarchitecture design. With SMT, the processor can execute two threads concurrently resulting in better aggregate throughput performance.

The Neoverse E1 delivers 2.1x more compute performance, 2.7x more throughput performance and 2.4x better throughput efficiency compared to the Cortex-A53. The design is highly scalable to support throughput demands for next generation edge to core data transport.


Specifications

General Architecture Armv8-A (Harvard)
Extensions
  • Armv8.1 extensions
  • Armv8.2 extensions
  • Advanced SIMD and floating-point
  • Cryptography extensions
  • RAS extensions
  • Armv8.3 LDAPR instructions
  • Armv8.4 Dot Product support instructions
  • Armv8.5 PSTATE SSBS bit
  ISA support A64
Microarchitecture Pipeline Out-of-order
Superscalar Yes
Neon and Floating Point Unit Included
Cryptography Unit Optional
Max number of CPUs in cluster Eight (8)
  Physical addressing (PA) 44-bit
Memory system and external interfaces L1 I-Cache and D-Cache 32KB to 64KB
  L2 Cache Optional, 64KB to 256KB
  L3 Cache Optional, 512KB to 4MB
  ECC Support Yes
  Bus interfaces AMBA ACE or CHI
  ACP Optional
  Peripheral Port Optional
Other Functional Safety Support Safety package
Security TrustZone
  Interrupts GIC interface, GICv4
  Generic timer Armv8-A
  PMU PMUv3
  Debug Armv8-A (plus Armv8.2-A extensions)
  CoreSight CoreSightv3
  Embedded Trace Macrocell ETMv4.2 (instruction trace)

Get support

Community blogs

Community forums

Answered Trouble Starting DS-5 Community Edition Debugging with Stratix 10
  • System on Chip (SoC)
  • DS-5 Debugger
  • DS-5 Community Edition
0 votes 6758 views 6 replies Latest 9 hours ago by CMPE_grad Answer this
Answered hardfault error
  • Cortex-M4
0 votes 575 views 3 replies Latest 14 hours ago by Indy Answer this
Answered Handling invalid AXI address requests
  • AXI4-Lite
  • Cortex-M System Design Kit
  • Cortex-M
0 votes 543 views 1 replies Latest 16 hours ago by Colin Campbell Answer this
Answered AXI INC type transfer 0 votes 566 views 2 replies Latest yesterday by Ravi V. Answer this
Answered Map file description of keil linker 0 votes 1538 views 9 replies Latest 4 days ago by Adam Lins Answer this
Answered J-Link fails to connect to target GR-Peach
  • Kernel Developers
  • Renesas RZ Edition
0 votes 1603 views 2 replies Latest 5 days ago by JAgerton Answer this
Answered Trouble Starting DS-5 Community Edition Debugging with Stratix 10 Latest 9 hours ago by CMPE_grad 6 replies 6758 views
Answered hardfault error Latest 14 hours ago by Indy 3 replies 575 views
Answered Handling invalid AXI address requests Latest 16 hours ago by Colin Campbell 1 replies 543 views
Answered AXI INC type transfer Latest yesterday by Ravi V. 2 replies 566 views
Answered Map file description of keil linker Latest 4 days ago by Adam Lins 9 replies 1538 views
Answered J-Link fails to connect to target GR-Peach Latest 5 days ago by JAgerton 2 replies 1603 views