Neoverse E1

The Neoverse E1 processor is a new class of highly efficient CPU designed specifically for throughput compute workloads.

Neoverse E1 block diagram

Getting started

The Arm Neoverse E1 CPU delivers best in class throughput efficiency. It incorporates a new simultaneous multithreading (SMT) microarchitecture design. With SMT, the processor can execute two threads concurrently resulting in better aggregate throughput performance.

The Neoverse E1 delivers 2.1x more compute performance, 2.7x more throughput performance and 2.4x better throughput efficiency compared to the Cortex-A53. The design is highly scalable to support throughput demands for next generation edge to core data transport.


Specifications

General Architecture Armv8-A (Harvard)
Extensions
  • Armv8.1 extensions
  • Armv8.2 extensions
  • Advanced SIMD and floating-point
  • Cryptography extensions
  • RAS extensions
  • Armv8.3 LDAPR instructions
  • Armv8.4 Dot Product support instructions
  • Armv8.5 PSTATE SSBS bit
  ISA support A64
Microarchitecture Pipeline Out-of-order
Superscalar Yes
Neon and Floating Point Unit Included
Cryptography Unit Optional
Max number of CPUs in cluster Eight (8)
  Physical addressing (PA) 44-bit
Memory system and external interfaces L1 I-Cache and D-Cache 32KB to 64KB
  L2 Cache Optional, 64KB to 256KB
  L3 Cache Optional, 512KB to 4MB
  ECC Support Yes
  Bus interfaces AMBA ACE or CHI
  ACP Optional
  Peripheral Port Optional
Other Functional Safety Support Safety package
Security TrustZone
  Interrupts GIC interface, GICv4
  Generic timer Armv8-A
  PMU PMUv3
  Debug Armv8-A (plus Armv8.2-A extensions)
  CoreSight CoreSightv3
  Embedded Trace Macrocell ETMv4.2 (instruction trace)

Get support

Community forums

Answered Importing CPP libs to CubeMX project
  • C++
  • stm32cubemx
  • Keil
  • STM32 F1
  • Compilers
  • STM32
  • Arm Compiler 5
0 votes 607 views 3 replies Latest 8 hours ago by Geraldine_d Answer this
Answered reliability of Arm processors 0 votes 212 views 1 replies Latest 14 hours ago by fixxxer Answer this
Answered TLB stage2 translation 0 votes 130 views 1 replies Latest 14 hours ago by fixxxer Answer this
Answered How do I get the G72 userspace driver for Linux system 0 votes 431 views 2 replies Latest 14 hours ago by fixxxer Answer this
Answered Session resources from the Linaro Tech Days (virtual event)
  • Software Developers
0 votes 707 views 1 replies Latest 15 hours ago by fixxxer Answer this
Answered How to make Ethos-U NPU work on an ARM Cortex-A + Cortex-M processor? 0 votes 1705 views 13 replies Latest 23 hours ago by Kristofer Jonsson Answer this
Answered Importing CPP libs to CubeMX project Latest 8 hours ago by Geraldine_d 3 replies 607 views
Answered reliability of Arm processors Latest 14 hours ago by fixxxer 1 replies 212 views
Answered TLB stage2 translation Latest 14 hours ago by fixxxer 1 replies 130 views
Answered How do I get the G72 userspace driver for Linux system Latest 14 hours ago by fixxxer 2 replies 431 views
Answered Session resources from the Linaro Tech Days (virtual event) Latest 15 hours ago by fixxxer 1 replies 707 views
Answered How to make Ethos-U NPU work on an ARM Cortex-A + Cortex-M processor? Latest 23 hours ago by Kristofer Jonsson 13 replies 1705 views