SecurCore SC000

The Arm SecurCore SC000 processor is designed specifically for the highest-volume smartcard and embedded security applications. 

Getting Started

The SC000 combines the low power and low area from the Cortex-M0 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M0. Therefore, the Cortex-M0 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.

Characteristics

Performance efficiency: 2.33 CoreMark/MHz* and 0.87/1.02/1.27 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)		  90LP
(7-track, min 1.2v, 25°C)		  40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power
 74 µW/MHz 11.2 µW/MHz 4.6µW/MHz
 Floorplan area
 0.125 mm2
 0.034 mm2 0.008 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC000 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Blog post image
Beyond traditional ATPG: A test methodology targeting in-cell defects

Read about the goal of silicon testing and how success is measured in defective-parts-per-million (DPPM).

11 hours ago by Rupal Gandhi
Blog post image
Reduce TCO with Arm Based SmartNICs

Read about the details of SmartNICs and how they are used to offload processing that is done by server CPUs.

yesterday by Julio Suarez
Blog post image
让数值算法在Arm edge端跑的更快

CMSIS DSP 库作为高度优化的嵌入式系统数字信号计算库一直以来深受广大开发者所喜爱，随着人工智能(Artificial Intelligence )逐步向Edge端扩展，Edge端的数字计算负载也越来越大，为了缓解计算的压力，各种框架也在Edge端采用CMSIS DSP库进行优化加速。科学计算环境和嵌入式开发环境有很大的区别，比如科学计算往往采用Python，SCIPy，Matlab,而这些环境一般是无法在低功耗嵌入式环境，特别是MCU，下运行。由于目的不同，二者之间的使用方法也存在一些差

2 days ago by 章政
Blog post image
Vulkan Mobile Best Practices - Descriptor and Buffer Management

Read about the options to improve both descriptor and buffer management when developing on Mobile with the Vulkan API.

3 days ago by Attilio Provenzano
Blog post image
Making automation work for you: Managing 1 trillion connections

The basic premise of IoT is easily understood: devices are deployed and connected for a huge range of use cases, like gathering business-critical data, managing access to rooms and tracking goods.

4 days ago by Niall Strachan
Blog post image
Wireless 3D Integration – Making Stacking Silicon as Easy as Stacking Lego

The previous instalment of this blog discussed the benefits that contactless - or wireless - 3D integration can offer in an Internet of Things (IoT) context. But how are they designed? This blog dives into the technical details of how such wireless…

4 days ago by Ben Fletcher

Community Forums

Answered hardfault error
  • Cortex-M4
 0 votes 796 views 4 replies Latest 12 hours ago by 42Bastian Schick Answer this
Suggested answer Can I run an A9 program under A53 without any modification 0 votes 750 views 1 replies Latest 23 hours ago by 42Bastian Schick Answer this
Suggested answer what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL) 0 votes 194 views 2 replies Latest yesterday by qinwenjian Answer this
Answered MPS2+ Expansion ports possible frequency and usage
  • ANSI
  • FPGA
  • iOS
  • Cortex-M
  • Cortex-M Prototyping System (V2M-MPS2)
 0 votes 3480 views 6 replies Latest yesterday by kfzhang Answer this
Not answered There was a problem compiling the content above design start eval. 1 votes 68 views 0 replies Started 2 days ago by qinwenjian Answer this
Suggested answer Reading ETB from software
  • CoreSight ETB11
  • Cortex-A9
 0 votes 2332 views 1 replies Latest 7 days ago by 42Bastian Schick Answer this
Answered hardfault error Latest 12 hours ago by 42Bastian Schick 4 replies 796 views
Suggested answer Can I run an A9 program under A53 without any modification Latest 23 hours ago by 42Bastian Schick 1 replies 750 views
Suggested answer what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL) Latest yesterday by qinwenjian 2 replies 194 views
Answered MPS2+ Expansion ports possible frequency and usage Latest yesterday by kfzhang 6 replies 3480 views
Not answered There was a problem compiling the content above design start eval. Started 2 days ago by qinwenjian 0 replies 68 views
Suggested answer Reading ETB from software Latest 7 days ago by 42Bastian Schick 1 replies 2332 views