SecurCore SC000

The Arm SecurCore SC000 processor is designed specifically for the highest-volume smartcard and embedded security applications. 

Getting Started

The SC000 combines the low power and low area from the Cortex-M0 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M0. Therefore, the Cortex-M0 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.


Characteristics

Performance efficiency: 2.33 CoreMark/MHz* and 0.87/1.02/1.27 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)
 90LP
(7-track, min 1.2v, 25°C)
 40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power
74 µW/MHz 11.2 µW/MHz 4.6µW/MHz
 Floorplan area
0.125 mm2
0.034 mm2 0.008 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC000 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Not answered gicv3 aarch32 icc_hsre 0 votes 16 views 0 replies Started 23 hours ago by PJ Nee Answer this
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? 0 votes 48 views 3 replies Latest yesterday by Andy Neil Answer this
Suggested answer Is there a built-in ARM assembly instruction for the following problem?
  • MDK-Arm
  • Arm Assembly Language (ASM)
0 votes 38 views 1 replies Latest yesterday by Andy Neil Answer this
Suggested answer Is it possible to get keyboard input into an ARM Assembly program?
  • MDK-Arm
  • Keil Cortex-M Eval Boards
  • Keil
0 votes 31 views 1 replies Latest yesterday by Andy Neil Answer this
Suggested answer ARMv8 memory ordering
  • Cortex-A53
  • Armv8-A
0 votes 1045 views 6 replies Latest yesterday by roffelsen Answer this
Not answered Issue with synthesizing Cortex-M0 memory Verilog code 0 votes 19 views 0 replies Started yesterday by N5 Sensors Answer this
Not answered gicv3 aarch32 icc_hsre Started 23 hours ago by PJ Nee 0 replies 16 views
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? Latest yesterday by Andy Neil 3 replies 48 views
Suggested answer Is there a built-in ARM assembly instruction for the following problem? Latest yesterday by Andy Neil 1 replies 38 views
Suggested answer Is it possible to get keyboard input into an ARM Assembly program? Latest yesterday by Andy Neil 1 replies 31 views
Suggested answer ARMv8 memory ordering Latest yesterday by roffelsen 6 replies 1045 views
Not answered Issue with synthesizing Cortex-M0 memory Verilog code Started yesterday by N5 Sensors 0 replies 19 views