SecurCore SC000

The Arm SecurCore SC000 processor is designed specifically for the highest-volume smartcard and embedded security applications. 

Getting Started

The SC000 combines the low power and low area from the Cortex-M0 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M0. Therefore, the Cortex-M0 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.


Characteristics

Performance efficiency: 2.33 CoreMark/MHz* and 0.87/1.02/1.27 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)
 90LP
(7-track, min 1.2v, 25°C)
 40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power
74 µW/MHz 11.2 µW/MHz 4.6µW/MHz
 Floorplan area
0.125 mm2
0.034 mm2 0.008 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC000 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Not answered Cache Coherence Support in CHI Specification 0 votes 81 views 0 replies Started 15 hours ago by JO16 Answer this
Not answered Pros and cons of activating cache in stm32F7 0 votes 67 views 0 replies Started 17 hours ago by Marzi Answer this
Not answered making physical memory pages not cacheable (probabaly by modifying page table entry) 0 votes 328 views 0 replies Started yesterday by Gol Answer this
Suggested answer Debug Connection Cause ExecutionTiming Problem on Second Core of Cortex A9 on Zynq 702 MPCore
  • System on Chip (SoC)
  • Cortex-A9
0 votes 1577 views 3 replies Latest yesterday by BurakSeker Answer this
Suggested answer How to access memory more than 4GB by using 32bit ISA?
  • Memory Access Instructions
0 votes 362 views 4 replies Latest yesterday by smithclarkson001 Answer this
Not answered PendSV target secure state 0 votes 68 views 0 replies Started 2 days ago by Jiameng Answer this
Not answered Cache Coherence Support in CHI Specification Started 15 hours ago by JO16 0 replies 81 views
Not answered Pros and cons of activating cache in stm32F7 Started 17 hours ago by Marzi 0 replies 67 views
Not answered making physical memory pages not cacheable (probabaly by modifying page table entry) Started yesterday by Gol 0 replies 328 views
Suggested answer Debug Connection Cause ExecutionTiming Problem on Second Core of Cortex A9 on Zynq 702 MPCore Latest yesterday by BurakSeker 3 replies 1577 views
Suggested answer How to access memory more than 4GB by using 32bit ISA? Latest yesterday by smithclarkson001 4 replies 362 views
Not answered PendSV target secure state Started 2 days ago by Jiameng 0 replies 68 views