SecurCore SC000

The Arm SecurCore SC000 processor is designed specifically for the highest-volume smartcard and embedded security applications. 

Getting Started

The SC000 combines the low power and low area from the Cortex-M0 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M0. Therefore, the Cortex-M0 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.


Characteristics

Performance efficiency: 2.33 CoreMark/MHz* and 0.87/1.02/1.27 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)
 90LP
(7-track, min 1.2v, 25°C)
 40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power
74 µW/MHz 11.2 µW/MHz 4.6µW/MHz
 Floorplan area
0.125 mm2
0.034 mm2 0.008 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC000 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Answered Forum FAQs
  • ARM Community
0 votes 1248 views 0 replies Started 10 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 1313 views 0 replies Started 10 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 9626 views 0 replies Started 10 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 1203 views 0 replies Started 10 months ago by Annie Answer this
Suggested answer Special intrinsic for the swap in vector (Helium)
  • Cortex-M55
  • Arm Development Studio
  • Helium
  • Corstone SSE-300
0 votes 125 views 2 replies Latest 16 hours ago by Zenon Xiu (修志龙) Answer this
Answered How to set up stage-2 translation table
  • Armv8-A
0 votes 9267 views 4 replies Latest 16 hours ago by Zenon Xiu (修志龙) Answer this
Answered Forum FAQs Started 10 months ago by Annie 0 replies 1248 views
Answered Forum FAQs Started 10 months ago by Annie 0 replies 1313 views
Answered Forum FAQs Started 10 months ago by Annie 0 replies 9626 views
Answered Forum FAQs Started 10 months ago by Annie 0 replies 1203 views
Suggested answer Special intrinsic for the swap in vector (Helium) Latest 16 hours ago by Zenon Xiu (修志龙) 2 replies 125 views
Answered How to set up stage-2 translation table Latest 16 hours ago by Zenon Xiu (修志龙) 4 replies 9267 views