SecurCore SC000

The Arm SecurCore SC000 processor is designed specifically for the highest-volume smartcard and embedded security applications. 

Getting Started

The SC000 combines the low power and low area from the Cortex-M0 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M0. Therefore, the Cortex-M0 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.

Characteristics

Performance efficiency: 2.33 CoreMark/MHz* and 0.87/1.02/1.27 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)		  90LP
(7-track, min 1.2v, 25°C)		  40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power
 74 µW/MHz 11.2 µW/MHz 4.6µW/MHz
 Floorplan area
 0.125 mm2
 0.034 mm2 0.008 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC000 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Blog post image
Introducing Industry's-First 28FDS eMRAM IoT Test Chip and Board

The use of IoT devices is accelerating at a rapid pace, driven by the ongoing digital transformation. With the prediction of a trillion connected devices by 2035 and the growth of the big data, security and energy efficiency become the most demanding

10 hours ago by Phil Morris
Blog post image
New Arm-BSC Centre of Excellence for continued innovation

The Centre of Excellence will broaden the current scope of interaction and collaboration between BSC and Arm, from HPC to automotive, from scientific computing to real-time systems.

13 hours ago by Charlotte Christopherson
Blog post image
Arm Compute Library 19.05 is coming!

I know, I know… it’s been a while since I wrote my last Arm Compute Library blog, but I promise that your patience will be rewarded. There’s a whole host of freshly integrated functions, features and performance optimizations that ...

3 days ago by Gian Marco Iodice
Blog post image
Introducing the Arm Mali-D77 Display Processor: Game-changing display…

Introducing the new Arm Mali-D77 DPU, a game-changing display technology that significantly improves the VR user experience .

5 days ago by Vassilis Androutsopoulos
Blog post image
More than robots: building the technologists of the future in collaboration…

In 2019, Arm launched its largest community engagement partnership to date with FIRST. Arm's Anna Malan explains why their mission is critical to the future of the technology industry.

5 days ago by Anna Malan
Blog post image
Accelerating innovation: transforming businesses through smart sensing and

Machine learning is changing the way we interact with technology. Arm's Chris Shore talks to Imagimob about their intelligent software solutions with actionable insights in real-time.

6 days ago by Chris Shore
1

Community Forums

Not answered What is the "Integer divide unit with support for operand-dependent early termination"? 0 votes 28 views 0 replies Started 20 hours ago by jing Answer this
Answered Binary Semaphore upset by FIQ
  • Cortex-A
 0 votes 804 views 20 replies Latest 3 days ago by 42Bastian Schick Answer this
Not answered Identifying Generic IP Components on an Access Port 0 votes 48 views 0 replies Started 3 days ago by Torsten Robitzki Answer this
Not answered Issue with WatchDog reset De-asserting 0 votes 53 views 0 replies Started 3 days ago by BAB Answer this
Not answered Getting processor and cache details
  • cache
  • Linux
 0 votes 102 views 0 replies Started 5 days ago by karthikeyan.d Answer this
Not answered Loading cortex M1 soft processor on Pynq Processor
  • Cortex-M1
  • Cortex-M
 0 votes 81 views 0 replies Started 5 days ago by Sivasankar Answer this
Not answered What is the "Integer divide unit with support for operand-dependent early termination"? Started 20 hours ago by jing 0 replies 28 views
Answered Binary Semaphore upset by FIQ Latest 3 days ago by 42Bastian Schick 20 replies 804 views
Not answered Identifying Generic IP Components on an Access Port Started 3 days ago by Torsten Robitzki 0 replies 48 views
Not answered Issue with WatchDog reset De-asserting Started 3 days ago by BAB 0 replies 53 views
Not answered Getting processor and cache details Started 5 days ago by karthikeyan.d 0 replies 102 views
Not answered Loading cortex M1 soft processor on Pynq Processor Started 5 days ago by Sivasankar 0 replies 81 views