Arm SecurCore SC300

The Arm SecurCore SC300 processor is designed specifically for high-performance smartcard and embedded security applications. 

Block Diagram on SecurCore SC300.

Getting Started

The SC300 combines the benefits of the industry standard Cortex-M3 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M3. Therefore, the Cortex-M3 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.


Characteristics

Performance efficiency: 3.34 CoreMark/MHz* and 1.25/1.50/1.89 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)
 90LP
(7-track, min 1.2v, 25°C)
 40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power

 162 µW/MHz

37 µW/MHz 13 µW/MHz 
 Floorplan area
0.40 mm2
 0.10 mm2  0.028 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC300 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Forums

Answered hardfault error
  • Cortex-M4
0 votes 797 views 4 replies Latest 13 hours ago by 42Bastian Schick Answer this
Suggested answer Can I run an A9 program under A53 without any modification 0 votes 751 views 1 replies Latest yesterday by 42Bastian Schick Answer this
Suggested answer what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL) 0 votes 195 views 2 replies Latest yesterday by qinwenjian Answer this
Answered MPS2+ Expansion ports possible frequency and usage
  • ANSI
  • FPGA
  • iOS
  • Cortex-M
  • Cortex-M Prototyping System (V2M-MPS2)
0 votes 3481 views 6 replies Latest yesterday by kfzhang Answer this
Not answered There was a problem compiling the content above design start eval. 1 votes 68 views 0 replies Started 2 days ago by qinwenjian Answer this
Suggested answer Reading ETB from software
  • CoreSight ETB11
  • Cortex-A9
0 votes 2332 views 1 replies Latest 7 days ago by 42Bastian Schick Answer this
Answered hardfault error Latest 13 hours ago by 42Bastian Schick 4 replies 797 views
Suggested answer Can I run an A9 program under A53 without any modification Latest yesterday by 42Bastian Schick 1 replies 751 views
Suggested answer what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL) Latest yesterday by qinwenjian 2 replies 195 views
Answered MPS2+ Expansion ports possible frequency and usage Latest yesterday by kfzhang 6 replies 3481 views
Not answered There was a problem compiling the content above design start eval. Started 2 days ago by qinwenjian 0 replies 68 views
Suggested answer Reading ETB from software Latest 7 days ago by 42Bastian Schick 1 replies 2332 views