Arm SecurCore SC300

The Arm SecurCore SC300 processor is designed specifically for high-performance smartcard and embedded security applications. 

Block Diagram on SecurCore SC300.

Getting Started

The SC300 combines the benefits of the industry standard Cortex-M3 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M3. Therefore, the Cortex-M3 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.

Characteristics

Performance efficiency: 3.34 CoreMark/MHz* and 1.25/1.50/1.89 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)		  90LP
(7-track, min 1.2v, 25°C)		  40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power

 162 µW/MHz

 37 µW/MHz 13 µW/MHz 
 Floorplan area
 0.40 mm2
  0.10 mm2  0.028 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC300 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Blogs

Blog post image
Save up to 60%, register for Arm TechCon 2019!

In 2016, SoftBank founder and CEO Masayoshi Son took to the Arm TechCon stage to paint a bold vision of a world of a trillion connected devices. It’s a goal the industry has worked feverishly toward ever since. What earth-shaking insights await...

5 hours ago by Katie Ontiveros
Blog post image
Accelerating innovation: transforming businesses through smart sensing and

Machine learning is changing the way we interact with technology. Arm's Chris Shore talks to Imagimob about their intelligent software solutions with actionable insights in real-time.

6 days ago by Chris Shore
1
Blog post image
Case study: accelerated chip design for drones and cameras with Arm DesignS

Find out how NeoWine turned to the Arm DesignStart program to create a secure encryption ASIC and high performance MCU for drones, based on the Arm Cortex-M0 and Cortex-M3 processors.

7 days ago by Chris Shore
Blog post image
Why Google’s TF Lite Micro Makes ML on Arm Even Easier

Google partners with Arm to develop TensorFlow Lite Micro; uTensor – an inference library based on Arm Mbed and TensorFlow –  becomes part of the project.

11 days ago by Hellen Norman
Blog post image
Technical Webinar: ML on Arm Cortex-A FAQ

Machine Learning on Arm Cortex-A, a technical webinar from Arm, is now available on demand. It shows developers how to move neural network workloads around an SoC quickly and easily using Arm NN.

13 days ago by Jason Andrews
Blog post image
How Arm NN is improving the ML experience on over 200 million devices

Learn how Arm NN is improving the machine learning (ML) experience for users on their devices, with Arm NN, Arm's ML software development kit, being shipped in over 200 million Android devices.

20 days ago by Ray Hwang

Community Forums

Not answered What is the "Integer divide unit with support for operand-dependent early termination"? 0 votes 28 views 0 replies Started 21 hours ago by jing Answer this
Answered Binary Semaphore upset by FIQ
  • Cortex-A
 0 votes 808 views 20 replies Latest 3 days ago by 42Bastian Schick Answer this
Not answered Identifying Generic IP Components on an Access Port 0 votes 48 views 0 replies Started 3 days ago by Torsten Robitzki Answer this
Not answered Issue with WatchDog reset De-asserting 0 votes 53 views 0 replies Started 3 days ago by BAB Answer this
Not answered Getting processor and cache details
  • cache
  • Linux
 0 votes 102 views 0 replies Started 5 days ago by karthikeyan.d Answer this
Not answered Loading cortex M1 soft processor on Pynq Processor
  • Cortex-M1
  • Cortex-M
 0 votes 81 views 0 replies Started 5 days ago by Sivasankar Answer this
Not answered What is the "Integer divide unit with support for operand-dependent early termination"? Started 21 hours ago by jing 0 replies 28 views
Answered Binary Semaphore upset by FIQ Latest 3 days ago by 42Bastian Schick 20 replies 808 views
Not answered Identifying Generic IP Components on an Access Port Started 3 days ago by Torsten Robitzki 0 replies 48 views
Not answered Issue with WatchDog reset De-asserting Started 3 days ago by BAB 0 replies 53 views
Not answered Getting processor and cache details Started 5 days ago by karthikeyan.d 0 replies 102 views
Not answered Loading cortex M1 soft processor on Pynq Processor Started 5 days ago by Sivasankar 0 replies 81 views