Arm SecurCore SC300

The Arm SecurCore SC300 processor is designed specifically for high-performance smartcard and embedded security applications. 

Block Diagram on SecurCore SC300.

Getting Started

The SC300 combines the benefits of the industry standard Cortex-M3 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M3. Therefore, the Cortex-M3 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.

Characteristics

Performance efficiency: 3.34 CoreMark/MHz* and 1.25/1.50/1.89 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)		  90LP
(7-track, min 1.2v, 25°C)		  40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power

 162 µW/MHz

 37 µW/MHz 13 µW/MHz 
 Floorplan area
 0.40 mm2
  0.10 mm2  0.028 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC300 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Blogs

Blog post image
Arm joins CXL - establishing key industry standard to streamline…

Arm joins Compute Express Link (CXL) Consortium, alongside industry leaders, to ensure low friction CXL development and to contribute to the future definition with CXL member companies.

10 days ago by Richard Grisenthwaite
Blog post image
New Arm ML guide: Deploying a quantized TensorFlow Lite MobileNet V1 model

Announcing an ML how-to guide which gives an end-to-end solution on using the Arm NN SDK. It acts as a great starting point for mobile app developers who want to trial the Arm NN SDK.

11 days ago by Darren Doyle
Blog post image
AI Basics: Training vs Inference – What’s the Difference?

So you know your ML from your AI? Great. Want to know more about training and inference? Read on...

11 days ago by Hellen Norman
Blog post image
BFloat16 processing for Neural Networks on Armv8-A

The next revision of the Armv8-A architecture will introduce Neon and SVE vector instruction designed to accelerate Neural Networks using the BFloat16 format.

23 days ago by Nigel Stephens
Blog post image
Arm and Clavister partnership brings security to the edge

The addition of Clavister to the Arm ecosystem is another demonstration of a forward-looking software vendor who sees the advantage of Arm-based technology in the changing world of networking infrastructure.

1 months ago by Shai Tsur
Blog post image
New Arm online training course: Introduction to the AMBA ACE protocol

Arm announces a new online training topic, An introduction to the AMBA ACE protocol. Learn about the course in this blog.

1 months ago by NickT

Community Forums

Not answered gicv3 aarch32 icc_hsre 0 votes 16 views 0 replies Started yesterday by PJ Nee Answer this
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? 0 votes 49 views 3 replies Latest yesterday by Andy Neil Answer this
Suggested answer Is there a built-in ARM assembly instruction for the following problem?
  • MDK-Arm
  • Arm Assembly Language (ASM)
 0 votes 40 views 1 replies Latest yesterday by Andy Neil Answer this
Suggested answer Is it possible to get keyboard input into an ARM Assembly program?
  • MDK-Arm
  • Keil Cortex-M Eval Boards
  • Keil
 0 votes 32 views 1 replies Latest yesterday by Andy Neil Answer this
Suggested answer ARMv8 memory ordering
  • Cortex-A53
  • Armv8-A
 0 votes 1045 views 6 replies Latest yesterday by roffelsen Answer this
Not answered Issue with synthesizing Cortex-M0 memory Verilog code 0 votes 19 views 0 replies Started yesterday by N5 Sensors Answer this
Not answered gicv3 aarch32 icc_hsre Started yesterday by PJ Nee 0 replies 16 views
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? Latest yesterday by Andy Neil 3 replies 49 views
Suggested answer Is there a built-in ARM assembly instruction for the following problem? Latest yesterday by Andy Neil 1 replies 40 views
Suggested answer Is it possible to get keyboard input into an ARM Assembly program? Latest yesterday by Andy Neil 1 replies 32 views
Suggested answer ARMv8 memory ordering Latest yesterday by roffelsen 6 replies 1045 views
Not answered Issue with synthesizing Cortex-M0 memory Verilog code Started yesterday by N5 Sensors 0 replies 19 views