Arm SecurCore SC300

The Arm SecurCore SC300 processor is designed specifically for high-performance smartcard and embedded security applications. 

Block Diagram on SecurCore SC300.

Getting Started

The SC300 combines the benefits of the industry standard Cortex-M3 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M3. Therefore, the Cortex-M3 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.


Characteristics

Performance efficiency: 3.34 CoreMark/MHz* and 1.25/1.50/1.89 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)
 90LP
(7-track, min 1.2v, 25°C)
 40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power

 162 µW/MHz

37 µW/MHz 13 µW/MHz 
 Floorplan area
0.40 mm2
 0.10 mm2  0.028 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC300 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Forums

Answered Forum FAQs
  • ARM Community
0 votes 1014 views 0 replies Started 8 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 1067 views 0 replies Started 8 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 8405 views 0 replies Started 8 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 961 views 0 replies Started 8 months ago by Annie Answer this
Suggested answer ARMv8-A Trap access of EL2 TTBR to EL3 0 votes 52 views 3 replies Latest 5 hours ago by irakatz51 Answer this
Suggested answer Memory Alignment for VSTM/VLDM Instructions on Cortex R52
  • Cortex-R52
  • Arm Assembly Language (ASM)
0 votes 47 views 1 replies Latest 5 hours ago by 42Bastian Schick Answer this
Answered Forum FAQs Started 8 months ago by Annie 0 replies 1014 views
Answered Forum FAQs Started 8 months ago by Annie 0 replies 1067 views
Answered Forum FAQs Started 8 months ago by Annie 0 replies 8405 views
Answered Forum FAQs Started 8 months ago by Annie 0 replies 961 views
Suggested answer ARMv8-A Trap access of EL2 TTBR to EL3 Latest 5 hours ago by irakatz51 3 replies 52 views
Suggested answer Memory Alignment for VSTM/VLDM Instructions on Cortex R52 Latest 5 hours ago by 42Bastian Schick 1 replies 47 views