Arm SecurCore SC300

The Arm SecurCore SC300 processor is designed specifically for high-performance smartcard and embedded security applications. 

Block Diagram on SecurCore SC300.

Getting Started

The SC300 combines the benefits of the industry standard Cortex-M3 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M3. Therefore, the Cortex-M3 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.


Characteristics

Performance efficiency: 3.34 CoreMark/MHz* and 1.25/1.50/1.89 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)
 90LP
(7-track, min 1.2v, 25°C)
 40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power

 162 µW/MHz

37 µW/MHz 13 µW/MHz 
 Floorplan area
0.40 mm2
 0.10 mm2  0.028 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC300 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Forums

Suggested answer Switching from 32bit to 64bit 0 votes 124 views 1 replies Latest yesterday by 42Bastian Schick Answer this
Not answered ETM Trace bus signal integrity
  • ETM
0 votes 98 views 0 replies Started 2 days ago by Chandrasekar J Answer this
Answered Differences between Armv7 to Armv8? 0 votes 88078 views 8 replies Latest 2 days ago by Signorel1li Answer this
Suggested answer Cortex A-35 prevent fetch code allocation in cache 0 votes 690 views 4 replies Latest 2 days ago by flongnos Answer this
Not answered What conditions would generate the CM33 FPU underflow and input denormal exception flags?
  • Cortex-M33
0 votes 85 views 0 replies Started 2 days ago by Ankur B Answer this
Not answered [Beginner] I would like to mod a GPM4 firmware 0 votes 8 views 0 replies Started 4 days ago by Capripot Answer this
Suggested answer Switching from 32bit to 64bit Latest yesterday by 42Bastian Schick 1 replies 124 views
Not answered ETM Trace bus signal integrity Started 2 days ago by Chandrasekar J 0 replies 98 views
Answered Differences between Armv7 to Armv8? Latest 2 days ago by Signorel1li 8 replies 88078 views
Suggested answer Cortex A-35 prevent fetch code allocation in cache Latest 2 days ago by flongnos 4 replies 690 views
Not answered What conditions would generate the CM33 FPU underflow and input denormal exception flags? Started 2 days ago by Ankur B 0 replies 85 views
Not answered [Beginner] I would like to mod a GPM4 firmware Started 4 days ago by Capripot 0 replies 8 views