Arm SecurCore SC300

The Arm SecurCore SC300 processor is designed specifically for high-performance smartcard and embedded security applications. 

Block Diagram on SecurCore SC300.

Getting Started

The SC300 combines the benefits of the industry standard Cortex-M3 processor with the proven security features of Arm SecurCore processors. This enables a high assurance level certification for security-critical applications. Arm SecurCore processors are the most widely licensed 32-bit processors for smartcards worldwide. The programmers’ model is the same as the Cortex-M3. Therefore, the Cortex-M3 documentation listed below can be used for software development. However, explanation of anti-tampering features requires a SecurCore NDA.

Characteristics

Performance efficiency: 3.34 CoreMark/MHz* and 1.25/1.50/1.89 DMIPS/MHz**

   180ULL
(7-track, min 1.8v, 25°C)		  90LP
(7-track, min 1.2v, 25°C)		  40LP
(9-track, min 1.1v, 25°C)
 Dynamic Power

 162 µW/MHz

 37 µW/MHz 13 µW/MHz 
 Floorplan area
 0.40 mm2
  0.10 mm2  0.028 mm2

** The first result abides by all of the ‘ground rules’ laid out in the Dhrystone documentation. The second result permits inlining of functions, not just the permitted C string libraries. The third result also permits simultaneous (multi-file) compilation. All are with the original (K&R) v2.1 of Dhrystone.

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the SC300 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Forums

Answered Forum FAQs
  • ARM Community
 0 votes 259 views 0 replies Started 2 months ago by Annie Cracknell Answer this
Answered Forum FAQs
  • ARM Community
 0 votes 260 views 0 replies Started 2 months ago by Annie Cracknell Answer this
Answered Forum FAQs
  • ARM Community
 0 votes 5986 views 0 replies Started 2 months ago by Annie Cracknell Answer this
Answered Forum FAQs
  • ARM Community
 0 votes 238 views 0 replies Started 2 months ago by Annie Cracknell Answer this
Suggested answer Patent of ARM's single-cycle multiply on the M0+? 0 votes 272 views 6 replies Latest yesterday by Sean Dunlevy Answer this
Suggested answer Are 128 bits atomic accesses possible with Cortex-A35?
  • Cortex-A35
  • 128-bit
 0 votes 395 views 2 replies Latest yesterday by Etienne Alepins Answer this
Answered Forum FAQs Started 2 months ago by Annie Cracknell 0 replies 259 views
Answered Forum FAQs Started 2 months ago by Annie Cracknell 0 replies 260 views
Answered Forum FAQs Started 2 months ago by Annie Cracknell 0 replies 5986 views
Answered Forum FAQs Started 2 months ago by Annie Cracknell 0 replies 238 views
Suggested answer Patent of ARM's single-cycle multiply on the M0+? Latest yesterday by Sean Dunlevy 6 replies 272 views
Suggested answer Are 128 bits atomic accesses possible with Cortex-A35? Latest yesterday by Etienne Alepins 2 replies 395 views