TrustZone technology for Armv8-A

Architecture of Trusted Execution Environment Information Slide.

Arm TrustZone is used on billions of applications' processors to protect high-value code and data. It is frequently used to provide a security boundary for a GlobalPlatform Trusted Execution Environment.

TrustZone is built on Secure and Non-secure worlds that are hardware separated. The partitioning of the two worlds is achieved by hardware logic present in the AMBA bus fabric, peripherals and processors.

In order to implement a Secure state in the SoC, trusted software (Trusted OS) needs to be developed to make use of the protected assets. This code typically implements trusted boot, the Secure world switch monitor, a small trusted OS and trusted apps. The combination of TrustZone based hardware isolation, trusted boot and a trusted OS make up a Trusted Execution Environment (TEE), which can be used alongside other security technology.

Learn more about the GlobalPlatform TEE.

Resources

Supporting documentation and resources for developing with TrustZone for Armv8-A

Architecture overview

Documentation demonstrating the fundamentals to the Armv8-A architecture.

Learn more

Specificationlibrary

Specifications and technical documents, which are subject to the Global Platform TEE.

Learn more

TrustZone-based TEE and FIDO authentication

White paper explaining how to secure the future of authentication with Arm TrustZone-based Trusted Execution Environment (TEE) and Fast Identity Online (FIDO).

Download

Software and tools

Explore software and tools available from Arm to maximize the capabilities of your TrustZone-enabled device

Arm Development Studio

Flagship embedded tool suite where multicore scalability meets enhanced productivity, enabled by CMSIS.

Learn more

Trusted Firmware-A

Trusted Firmware-A (TF-A) provides a reference implementation of Secure world software for Armv7-A and Armv8-A.

Learn more

Training

Explore training materials for TrustZone, delivered by the world's most experienced Arm technology trainers

Arm TrustZone technology training

This course provides platform developers a complete overview of designing trusted systems with Arm TrustZone, introducing the privilege model and memory separation features of the Armv8-A architecture.

Learn more

TrustZone forArmv8-A

This course provides an insight into the purpose and functionality of Arm TrustZone for Armv8-A technology, explaining some of the use cases for TrustZone and the architectural features.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered hardfault error
  • Cortex-M4
0 votes 927 views 4 replies Latest 3 days ago by 42Bastian Schick Answer this
Suggested answer Can I run an A9 program under A53 without any modification 0 votes 1029 views 1 replies Latest 3 days ago by 42Bastian Schick Answer this
Suggested answer what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL) 0 votes 247 views 2 replies Latest 4 days ago by qinwenjian Answer this
Answered MPS2+ Expansion ports possible frequency and usage
  • ANSI
  • FPGA
  • iOS
  • Cortex-M
  • Cortex-M Prototyping System (V2M-MPS2)
0 votes 3515 views 6 replies Latest 4 days ago by kfzhang Answer this
Not answered There was a problem compiling the content above design start eval. 1 votes 81 views 0 replies Started 5 days ago by qinwenjian Answer this
Suggested answer Reading ETB from software
  • CoreSight ETB11
  • Cortex-A9
0 votes 2554 views 1 replies Latest 10 days ago by 42Bastian Schick Answer this
Answered hardfault error Latest 3 days ago by 42Bastian Schick 4 replies 927 views
Suggested answer Can I run an A9 program under A53 without any modification Latest 3 days ago by 42Bastian Schick 1 replies 1029 views
Suggested answer what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL) Latest 4 days ago by qinwenjian 2 replies 247 views
Answered MPS2+ Expansion ports possible frequency and usage Latest 4 days ago by kfzhang 6 replies 3515 views
Not answered There was a problem compiling the content above design start eval. Started 5 days ago by qinwenjian 0 replies 81 views
Suggested answer Reading ETB from software Latest 10 days ago by 42Bastian Schick 1 replies 2554 views