Arm TrustZone Security System IP

Looking for more information? Contact us below.

TrustZone Random Number Generator Chip.

TrustZone Random Number Generator

The use of unpredictable random numbers underpins most modern security schemes, enabling generation and collection of a truly random bit stream from digital logic. A Random Number Generator (RNG) is a mandatory component in any system that generates cryptographic assets.

A standard RNG includes 2 components:

  • True Random Number Generator (TRNG) – a hardware component that generates unpredictable numbers based on a physical process.
  • Deterministic Random Bit Generator (DRBG) – an algorithm capable of producing vast amounts of number sequences after being seeded by the TRNG.

The Arm TrustZone RNG, which is designed for simple SoC integration, offers these two components:

  • A TRNG with built-in hardware tests for auto correlation and Continuous Random Number Generation Testing (CRNGT) that conforms to the following standards and drafts:
    • NIST SP800-90B
    • NIST SP800-22
    • FIPS 140-2, Security Requirements for Cryptographic Modules
    • BSI AIS-31, Functionality Classes and Evaluation Methodology for True Random Number Generators
  • Optionally, a software-implemented DRBG which follows NIST SP800-90A, which make the entire RNG flow SP800-90C compliant.

The TRNG core includes the following key features:

  • 10K bits/second of entropy when the core is running at 200MHz
  • An internal entropy source that is based on a chain of digital inverters
    • Odd number of inverters, leading to continuous oscillation while active
    • Inverter cells that are taken from a standard cells library
  • AMBA APB2 slave interface

TrustZone Full Disk Encryption Chip.

TrustZone Full Disk Encryption

The Arm TrustZone Full Disk Encryption (FDE) product family includes several single or multi-core, high performance Advanced Encryption Standard (AES) engines, designed to support the need to encrypt all user data saved on the latest generation of solid-state storage devices (UFS, eMMC).

The products in the Arm TrustZone FDE family offer optimized implementations of AES modes of operations “designed for storage”, for example, XTS, CBC-ESSIV and CBC-BitLocker.


TrustZone Address Space Controllers Chip.

TrustZone Address Space Controllers

TrustZone Address Space Controllers extend on-chip security by partitioning external memory in to secure and non-secure regions. The Arm CoreLink TZC-400 TrustZone Address Space Controller protects multiple regions of external memory against software attack, with a fast path to hide look up latency and Arm AMBA 4 ACE-Lite and AXI4 support. For on-chip memory, internal SRAM, TrustZone controllers, perform signature checks and ensure secure boot.

Learn more about TZC-400 TrustZone Address Space Controller here

Want to know more about Security on Arm?

Learn more

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community forums

Suggested answer Exporting disassembly sample data in Streamline?
  • arm streamline
  • Streamline Performance Analyzer
0 votes 64 views 1 replies Latest 17 hours ago by nickb343 Answer this
Not answered Arm GCC lambda optimization
  • C++
  • Compilers
0 votes 47 views 0 replies Started 20 hours ago by B_Cartier Answer this
Not answered Requirements for the target when cross compiling with gcc-arm-8.3-2019.03-x86_64-aarch64-linux-gnu 0 votes 32 views 0 replies Started 21 hours ago by Atraastrum Answer this
Not answered How to use #Pragma to change the specific file optimization level in IAR
  • optimization
0 votes 29 views 0 replies Started yesterday by Rakesh BG Answer this
Suggested answer Cortex-A Support in MacOS
  • Cortex-A
  • GNU
0 votes 509 views 4 replies Latest 2 days ago by Ron Aaron Answer this
Not answered Create standalone function to be loaded into Code memory
  • Keil
  • Memory
0 votes 44 views 0 replies Started 3 days ago by RSB Answer this
Suggested answer Exporting disassembly sample data in Streamline? Latest 17 hours ago by nickb343 1 replies 64 views
Not answered Arm GCC lambda optimization Started 20 hours ago by B_Cartier 0 replies 47 views
Not answered Requirements for the target when cross compiling with gcc-arm-8.3-2019.03-x86_64-aarch64-linux-gnu Started 21 hours ago by Atraastrum 0 replies 32 views
Not answered How to use #Pragma to change the specific file optimization level in IAR Started yesterday by Rakesh BG 0 replies 29 views
Suggested answer Cortex-A Support in MacOS Latest 2 days ago by Ron Aaron 4 replies 509 views
Not answered Create standalone function to be loaded into Code memory Started 3 days ago by RSB 0 replies 44 views