Popular Community Posts
ARM Cortex-M3 DesignStart FPGA Xilinx Edition and EVAL RTL sources
Hello, I downloaded the DesignStart packages for the FPGA Xilinx edition (Arm Cortex-M on FPGA) and the EVAL versions. However, the cortex M3 RTL source file(s) is obfuscated (cortexm3ds_logic.v) or encrypted (cortexm3.v). I understand that they are synthesizable but is it possible to view the Verilog sources at all or are these "free" IP cores only meant to be used without modification or access to the sources? If it is possible to access the actual Verilog source files for the M3 processor, how might I be able to do that? Thanks!
The BUSY state of HTRANS, compared AHB 2.0 with AHB 5.0
Hi, I have a question about AHB protocal. I had read "AHB 5.0 Specification" and "AHB 2.0 Specification". Compared these specifications, the following pictures about BUSY state are from "AHB 5.0 Specification",but cannot find the corresponding information in "AHB 2.0 Specification". So I would like to ask whether the BUSY(htrans) signal has the same behaviors in AHB 2.0? Do BUSY states of HTRANS between AHB 2.0 and AHB 5.0 keep the same bus behaviors? If not, what is the difference about them? Thanks Regards E.K.
how to reset axi master can cause axi bus deadlock in soc design
hello I want to know how to reset axi master can cause axi bus matrix deadlock in soc design,and how to aviod or detect this condition? I use nic400 matrix bus.
Arm Flexible Access
Start designing now
Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you are ready to manufacture.
Arm Flexible Access Tiers:
- DesignStart Tier
- Entry Tier
- Standard Tier