Start your Cortex-M55-based SoC design

The Arm Corstone SSE-300 reference design is an AMBA AXI-based TrustZone-enabled subsystem

The Corstone SSE-300 unlocks the power-efficient capabilities of Cortex-M processors for the next generation of IoT devices. It integrates the core components of your system and gives you a foundation that you can build on. It is a part of Corstone-300.


Features

The Corstone SSE-300 provides the fastest way to incorporate the Cortex-M55 processor, with or without the Ethos-U55 processor, into an SoC design. The SSE-300 subsystem integrates the following Arm IP:

  • Arm Cortex-M55 processor
  • Arm CoreLink SIE-300 components
  • Tightly Coupled Memories
  • Power infrastructure components

The following diagram illustrates the SSE-300 subsystem integration and build. As shown, the Ethos-U55 microNPU can be integrated on an expansion port of the subsystem.

CoreLink SSE-300 Subsystem block diagram

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses   Open a support case


Popular forum posts

Answered Speculative execution/loads on Cortex-A5
  • Cortex-A5
  • Pipeline Control and Execution
  • Cache
0 votes 1220 views 5 replies Latest 23 hours ago by vstehle Answer this
Answered Inconsistent shareability domain on tlbi instructions
  • Cortex-A72
  • Cortex-A53
0 votes 555 views 3 replies Latest 4 days ago by josecm Answer this
Answered how to calculate unaligned address for APB? 0 votes 11064 views 8 replies Latest 4 days ago by Colin Campbell Answer this
Answered Understanding interrupt latency and jitter in Cortex-M
  • Interrupt Handling
  • Cortex-M7
  • Cortex-M
  • Interrupt
0 votes 1045 views 7 replies Latest 5 days ago by 42Bastian Schick Answer this
Answered Speculative execution/loads on Cortex-A5 Latest 23 hours ago by vstehle 5 replies 1220 views
Answered Inconsistent shareability domain on tlbi instructions Latest 4 days ago by josecm 3 replies 555 views
Answered how to calculate unaligned address for APB? Latest 4 days ago by Colin Campbell 8 replies 11064 views
Answered Understanding interrupt latency and jitter in Cortex-M Latest 5 days ago by 42Bastian Schick 7 replies 1045 views