Arm Corstone
Build a Secure IoT System on Chip
Arm Corstone provides everything you need to start your SoC design, helping you build SoCs faster and more securely, with the right architecture choice, integration and verification.
At the heart of a Corstone reference package is one of the Arm subsystems - an implementation of an Arm-defined subsystem architecture. The Corstone reference package is a complete solution for architecting the system, making it secure, and able to handle the complex power-control infrastructure, while balancing trade-offs between performance and power.
- Arm has integrated the processor(s), system IP, memory system, debug, security IP and other Arm IP together, simplifying the design process and handling the power control, security and performance in an optimised way.
- Hundreds of hours of verification work has been dedicated to these subsystems, allowing you to benefit from getting to market quickly.
- Each subsystem is configurable, modifiable, enabling you to focus on differentiation by customizing the system to meet your unique needs.
- Corstone has been designed to be extensible so you can build the rest of your SoC on top of the system.
- Simplify software development with easier porting of open-source Trusted Firmware-M (TF-M) for an accelerated route to PSA Certified.
- Design confidently with FPGA and Fixed Virtual Prototyping (FVP) platforms based on Corstone. Choose from well supported RTOSs such as as RTX, FreeRTOS, Zephyr and Mbed OS to further reduce software development cost.
Get started
Explore the Corstone packages available for your SoC design.
| Component | Corstone-101 |
Corstone-102 |
Corstone-201 |
Corstone-300 | Corstone-500 | Corstone-700 |
|
| Corstone subsystems | |||||||
| SSE-050 Subsystem (Cortex-M3 based) |
 |
 |
|
|
|||
| SSE-123 Subsystem (Cortex-M23 based) | |
|
|
||||
| SSE-200 Subsystem (dual Cortex-M33 based) |
|
|
|||||
| SSE-300 Subsystem (Cortex-M55 based) |
|
||||||
| SSE-500 Subsystem (Cortex-A5 based) |
|
||||||
| SSE-700 Subsystem (Cortex-A32 and Cortex-M based) |
|
||||||
| System IP |
|||||||
| CM0SDK and CMSDK (common IP blocks) |
|
|
|
|
|
|
|
| True Random Number Generator (TRNG) Real-Time Clock (RTC) | |
|
|
|
|
|
|
| CoreLink AHB Flash Cache |
|
|
|
|
|
||
| CoreLink SIE-200 (AHB5 TrustZone System IP) |
|
|
|
|
|||
| CoreLink GFC-100 Flash Controller (single port) |
|
|
|
|
|
||
| CoreLink GFC-200 Flash Controller (dual port) |
|
|
|
|
|||
| CoreLink PCK-600 (power control) |
|
|
|
|
|||
| CoreLink SDC-600 (authenticated debug) |
|
|
|||||
| CoreLink LPD-500 (power control) |
|
|
|||||
| CoreSight SoC-400M (standard debug) |
|
||||||
| CorSight SoC-400 (standard debug) |
|
||||||
| CoreSight SoC-600 (enhanced debug) |
|
||||||
| XHB-500 (AHB5 and AXI bridging IP) |
|
|
|||||
| CoreLink SIE-300 (AXI5 TrustZone System IP) |
|
||||||
| CoreLink NIC-400 | |
||||||
| CoreLink NIC-400-Lite |
|
||||||
| CoreLink ADB-400 |
|
||||||
| NIC-450 (network interconnect) |
|
||||||
| CoreSight STM-500 System Trace Macro |
|
||||||
| IntMemAxi (Internal memory interface) |
|
|
|||||
| UART |
|
|
|||||
Corstone-101
Cortex-M0/M0+/M3/M4
A reference package based on Cortex-M3 and all the fundamental system elements to design an SoC with Cortex-M0, Cortex-M0+, and Cortex-M4 processors.
Learn moreCorstone-102
Cortex-M23
Combines all the necessary hardware elements for an SoC design based on the Arm Cortex-M23 processor.
Corstone-201
Cortex-M33
Combines all the necessary hardware elements for an SoC design based on the Arm Cortex-M33 processor.
Corstone-300
Cortex-M55
Provides the fastest way to incorporate the AI-capable Cortex-M55 into an SoC design.
Corstone-500
Cortex-A5
A reference package to build a high-performance Linux-capable SoC based on the Cortex-A5 processor.
Corstone-700
Cortex-A and Cortex-M
Integrates both Cortex-M and Cortex-A processors in one handy, flexible subsystem. It includes support for system peripherals, plus a broad spectrum of security counter-measures.
Learn more
