The Arm Corstone-100 foundation IP offers:
- A starting point for a system using Arm Cortex-M0/M0+/M3/M4 processors
- A toolkit to build secure embedded systems
- Subsystem and configurable system IP
The Corstone-100 foundation IP is the essential toolkit for your next Arm Cortex-M based design and helps you build your system quickly and reliably. It also gives you all the flexibility to design your desired architecture.
The Corstone-100 foundation IP is superseded by Corstone-101 foundation IP, which contains an additional Flash Controller IP to ease designing your SoC for IoT and automotive applications.
The Corstone-100 foundation IP is included in Arm DesignStart as part of a comprehensive, simplified solution for custom SoC development.
Corstone-100 Foundation IP Technical Overview
Download Technical Overview documentation
*Note that the Corstone-100 foundation IP was formerly named SDK-100
Want to know about Corstone-101?
Corstone-101 foundation IP is superseding Corstone-100 foundation IP.
Key elements of Corstone-100 Foundation IP:
The elements of the Corstone-100 foundation IP are:
- SSE-050 Subsystem – An efficient and expandable subsystem based on Cortex-M3
- CMSDK – Which includes a multi-layer AHB generator to connect everything in your system in a reliable and efficient way, bridges, adaptors and controllers. It even features a few system examples to inspire your future design.
- AHB Flash Cache – To get the most of Flash-based systems (either with embedded Flash or external Flash), an efficient cache system is necessary. Within a compact area, this block significantly improves performance and power consumption of your SoC.
- RTC – A real-time clock for applications that need to maintain a time base, which is likely to be the case for all embedded applications!
- TRNG – Security cannot be a second thought! The True Random Number Generator is the minimum element that you have to integrate in a device to ensure a strong security foundation.
Don’t look further or spend your time reinventing the wheel! Get the Corstone-100 with your Cortex-M processor, and you will save time, risk and effort.
|Answered||Where do I find presentations and photos from SC'18?||1 votes||889 views||0 replies||Started 5 months ago by John Linford||Answer this|
|Suggested answer||Load an image in QVGA format into a ARM Compute Library ICTensor.||0 votes||401 views||1 replies||Latest 13 hours ago by Gian Marco Iodice||Answer this|
|Suggested answer||Code is not run after loading into chip||0 votes||57 views||1 replies||Latest 19 hours ago by Bojan Potocnik||Answer this|
|Not answered||是的刚说的话个离开接电话说过考虑的就是||0 votes||25 views||0 replies||Started yesterday by asgadgadg||Answer this|
|Not answered||What is the "Integer divide unit with support for operand-dependent early termination"?||0 votes||31 views||0 replies||Started yesterday by jing||Answer this|
|Answered||Binary Semaphore upset by FIQ||0 votes||822 views||20 replies||Latest 3 days ago by 42Bastian Schick||Answer this|
|Answered||Where do I find presentations and photos from SC'18? Started 5 months ago by John Linford||0 replies 889 views|
|Suggested answer||Load an image in QVGA format into a ARM Compute Library ICTensor. Latest 13 hours ago by Gian Marco Iodice||1 replies 401 views|
|Suggested answer||Code is not run after loading into chip Latest 19 hours ago by Bojan Potocnik||1 replies 57 views|
|Not answered||是的刚说的话个离开接电话说过考虑的就是 Started yesterday by asgadgadg||0 replies 25 views|
|Not answered||What is the "Integer divide unit with support for operand-dependent early termination"? Started yesterday by jing||0 replies 31 views|
|Answered||Binary Semaphore upset by FIQ Latest 3 days ago by 42Bastian Schick||20 replies 822 views|