An essential toolkit for starting SoC design

The Corstone-100 foundation IP is the essential toolkit for your next Arm Cortex-M based design and it helps you to build your system quickly and reliably. It also gives you all the flexibility to design your desired architecture.

The Arm Corstone-100 foundation IP offers:

  • A starting point for a system using Arm Cortex-M0/M0+/M3/M4 processors
  • A toolkit to build secure embedded systems
  • Subsystem and configurable system IP

The Corstone-100 foundation IP is superseded by Corstone-101 foundation IP, which contains an additional Flash Controller IP to ease designing your SoC for IoT and automotive applications.


Features and benefits

The features of the Corstone-100 foundation IP are:

  • SSE-050 Subsystem – An efficient and expandable subsystem based on Cortex-M3
  • CMSDK – Which includes a multi-layer AHB generator to connect everything in your system in a reliable and efficient way, bridges, adapters, and controllers. It even features a few system examples to inspire your future design.
  • AHB Flash Cache – To get the most of Flash-based systems (either with embedded Flash or external Flash), an efficient cache system is necessary. Within a compact area, this block significantly improves performance and power consumption of your SoC.
  • RTC – A real-time clock for applications that need to maintain a time base, which is likely to be the case for all embedded applications.
  • TRNG – Security cannot be a second thought. The True Random Number Generator is the minimum element that you have to integrate in a device to ensure a strong security foundation.

Do not look further or spend your time reinventing the wheel. Get the Corstone-100 with your Cortex-M processor, and you save time, risk, and effort.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered How to configure GIC in Cortex-R52 for FreeRTOS?
  • Cortex-R52
  • Arm Development Studio
  • GICv3/v4
  • Generic Interupt Controller
0 votes 506 views 2 replies Latest 23 hours ago by sska.73 Answer this
Answered DS-5 5.29.0 on Windows 10 1803 0 votes 8850 views 4 replies Latest 3 days ago by Doyle2324 Answer this
Answered UART Baud rate CMSIS Drivers 0 votes 1579 views 6 replies Latest 4 days ago by Robert McNamara Answer this
Discussion Arm technology is the nucleus of modern era
  • company
  • Android
  • technology
0 votes 2351 views 1 replies Latest 4 days ago by iQlance Answer this
Answered DSTREAM networking ports 0 votes 481 views 3 replies Latest 5 days ago by Stephen Theobald Answer this
Answered Address memory of the next instruction in A9 MPCore
  • R15 (PC Program Counter)
0 votes 1214 views 3 replies Latest 5 days ago by dVaquerizo Answer this
Answered How to configure GIC in Cortex-R52 for FreeRTOS? Latest 23 hours ago by sska.73 2 replies 506 views
Answered DS-5 5.29.0 on Windows 10 1803 Latest 3 days ago by Doyle2324 4 replies 8850 views
Answered UART Baud rate CMSIS Drivers Latest 4 days ago by Robert McNamara 6 replies 1579 views
Discussion Arm technology is the nucleus of modern era Latest 4 days ago by iQlance 1 replies 2351 views
Answered DSTREAM networking ports Latest 5 days ago by Stephen Theobald 3 replies 481 views
Answered Address memory of the next instruction in A9 MPCore Latest 5 days ago by dVaquerizo 3 replies 1214 views