An essential toolkit for starting SoC design

The Corstone-100 foundation IP is the essential toolkit for your next Arm Cortex-M based design and it helps you to build your system quickly and reliably. It also gives you all the flexibility to design your desired architecture.

The Arm Corstone-100 foundation IP offers:

  • A starting point for a system using Arm Cortex-M0/M0+/M3/M4 processors
  • A toolkit to build secure embedded systems
  • Subsystem and configurable system IP

The Corstone-100 foundation IP is superseded by Corstone-101 foundation IP, which contains an additional Flash Controller IP to ease designing your SoC for IoT and automotive applications.


Features and benefits

The features of the Corstone-100 foundation IP are:

  • SSE-050 Subsystem – An efficient and expandable subsystem based on Cortex-M3
  • CMSDK – Which includes a multi-layer AHB generator to connect everything in your system in a reliable and efficient way, bridges, adapters, and controllers. It even features a few system examples to inspire your future design.
  • AHB Flash Cache – To get the most of Flash-based systems (either with embedded Flash or external Flash), an efficient cache system is necessary. Within a compact area, this block significantly improves performance and power consumption of your SoC.
  • RTC – A real-time clock for applications that need to maintain a time base, which is likely to be the case for all embedded applications.
  • TRNG – Security cannot be a second thought. The True Random Number Generator is the minimum element that you have to integrate in a device to ensure a strong security foundation.

Do not look further or spend your time reinventing the wheel. Get the Corstone-100 with your Cortex-M processor, and you save time, risk, and effort.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered ARM64 Linaro toochain Link error ( R_AARCH64_ADR_PREL_PG_HI21 )
  • Toolchain
0 votes 431 views 6 replies Latest 6 hours ago by Kishan Patel Answer this
Answered how to calculate unaligned address for APB? 0 votes 10602 views 7 replies Latest 23 hours ago by Ravi V. Answer this
Answered which kind of code is calling the microlib of __aeabi_uread4(uread4)
  • Arm Compiler 5
0 votes 248 views 2 replies Latest yesterday by Wei Jetim. Zhao Answer this
Answered ID issue 0 votes 505 views 2 replies Latest yesterday by Colin Campbell Answer this
Answered Event Recorder with STM32F0
  • Cortex-M0
  • SRAM
0 votes 1620 views 8 replies Latest yesterday by NSharp Answer this
Answered Analyzing optimized SPIR-V binaries using Mali Offline Compiler
  • Mali Offline Compiler
  • vulkan
  • Arm Mobile Studio
0 votes 401 views 4 replies Latest 2 days ago by speedym Answer this
Answered ARM64 Linaro toochain Link error ( R_AARCH64_ADR_PREL_PG_HI21 ) Latest 6 hours ago by Kishan Patel 6 replies 431 views
Answered how to calculate unaligned address for APB? Latest 23 hours ago by Ravi V. 7 replies 10602 views
Answered which kind of code is calling the microlib of __aeabi_uread4(uread4) Latest yesterday by Wei Jetim. Zhao 2 replies 248 views
Answered ID issue Latest yesterday by Colin Campbell 2 replies 505 views
Answered Event Recorder with STM32F0 Latest yesterday by NSharp 8 replies 1620 views
Answered Analyzing optimized SPIR-V binaries using Mali Offline Compiler Latest 2 days ago by speedym 4 replies 401 views