An essential toolkit for starting SoC design

The Corstone-101 foundation IP helps you to build SoC designs for your next Arm Cortex-M processor. It supersedes the popular Corstone-100 foundation IP, bringing together the contents of the Corstone-100 (including the subsystem and system IP), adding the latest Flash Controller IP from Arm.

The Arm Corstone-101 foundation IP offers:

  • The fundamental system elements to design SoCs around Arm Cortex-M0/M0+/M3/M4 processor.
  • A starting point for building your next SoC for IoT and embedded applications.
  • The minimum level of security with a full TRNG.

The Flash Controller IP, which Arm has named the Arm CoreLink GFC-100 Generic Flash Controller, is compliant with the AMBA Generic Flash Bus Protocol Specification and eases development of your next SoC for IoT and automotive applications.


Features and benefits

The Corstone-101 foundation IP combines software and hardware components for Cortex-M based designs. Components inlude:

CoreLink SSE-050 Subsystem - An expandable subsystem based on the Arm Cortex-M3 processor for IoT applications.

CMSDK - The Cortex-M System Design Kit (CMSDK) includes many components, such as the multi-layer AHB generator, bridges, adapters, and controllers, offering a reliable and efficient way to connect your system. - The CMSDK package includes a few system examples to inspire your future design.

GFC-100 Generic Flash Controller - A generic flash Controller IP enabling process portability.

CoreLink CG092 AHB Flash Cache - To get the most of Flash-based systems (either with embedded Flash or external Flash), an efficient cache system is necessary. Within a compact area, this block significantly improves performance and power consumption of your SoC.

Real-time Clock - A real-time clock for applications that need to maintain a time base, which is likely to be the case for all embedded applications.

True Random Number Generator - The TRNG is the minimum element that you must integrate in a device to ensure a strong security foundation.

About CoreLink GFC-100

The main differentiator between Corstone-100 foundation IP and Corstone-101 foundation IP is the new Arm CoreLink GFC-100 Generic Flash Controller, offering easy migration from one foundry process technology to another. The CoreLink GFC-100 Generic Flash Controller contains the process-independent (or generic) part of a Flash Controller and applies for any non-volatile memory. By using this, partners do not need to modify their flash controllers for different foundry and process variants.


CoreLink GFC-100 is demonstrated as the Generic part along the GFB interface in the following figure:

 

Partners can now concentrate on designing only the process-specific part of flash controller, thus focus on innovating their designs and differentiating their products. Partners also get the full flexibility to create their ‘process-dependent’ or ‘process-specific’ designs for a given foundry. Additionally, save time to get your products out to market and make them compliant to AMBA GFB.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered GPU & High-Performance Computing $100K Research Challenge 0 votes 3051 views 4 replies Latest 16 hours ago by John Linford Answer this
Answered Does MSR DAIF require ISB instruction? If no, why?
  • AArch64
  • Armv8-A
1 votes 386 views 2 replies Latest yesterday by scopichmu Answer this
Answered STM32F413ZG Program Size - code, RO-data,RW-data,ZI-data 0 votes 523 views 4 replies Latest yesterday by June Zhou Answer this
Answered FMC problem on GD32E103 0 votes 338 views 2 replies Latest yesterday by JosepI Answer this
Answered LPC55S69:CMSIS-DAP - ARMv8-M Error 0 votes 583 views 4 replies Latest 2 days ago by hzt_ Answer this
Answered Initialize a const floating point with an raw binary value 0 votes 1347 views 12 replies Latest 2 days ago by nbp Answer this
Answered GPU & High-Performance Computing $100K Research Challenge Latest 16 hours ago by John Linford 4 replies 3051 views
Answered Does MSR DAIF require ISB instruction? If no, why? Latest yesterday by scopichmu 2 replies 386 views
Answered STM32F413ZG Program Size - code, RO-data,RW-data,ZI-data Latest yesterday by June Zhou 4 replies 523 views
Answered FMC problem on GD32E103 Latest yesterday by JosepI 2 replies 338 views
Answered LPC55S69:CMSIS-DAP - ARMv8-M Error Latest 2 days ago by hzt_ 4 replies 583 views
Answered Initialize a const floating point with an raw binary value Latest 2 days ago by nbp 12 replies 1347 views