The Arm Corstone-101 foundation IP offers:
- The fundamental system elements to design SoCs around Arm Cortex-M0/M0+/M3/M4 processor.
- A starting point for building your next SoC for IoT and embedded applications.
- The minimum level of security with a full TRNG.
The Corstone-101 foundation IP helps you to build SoC designs for your next Arm Cortex-M processor. It supersedes the popular Corstone-100 foundation IP, bringing together the contents of the Corstone-100 (including the subsystem and system IP), adding the latest Flash Controller IP from Arm. The Flash Controller IP, which Arm has named the Arm CoreLink GFC-100 Generic Flash Controller, is compliant with the AMBA Generic Flash Bus Protocol Specification and eases development of your next SoC for IoT and automotive applications.
Benefits of the Arm Corstone-101 Foundation IP
Save time and risk in your development by utilizing the fundamental elements.
Leverage Arm expertise for IoT applications.
Flexibility to differentiate. Utilize what components you need. Avail easy process migration!
- CoreLink SSE-050 Subsystem – An excellent starting point, offering an expandable subsystem based on the Arm Cortex-M3 processor for IoT applications.
- CMSDK – including many additional components, including the multi-layer AHB generator, bridges, adaptors and controllers, offering a reliable and efficient way to connect your system. The CMSDK package even features a few system examples to inspire your future design.
- AHB Flash Cache – Flash-based systems (either with embedded Flash or external Flash) often heavily rely on an efficient cache system. The AHB Flash Cache block significantly improves performance and power consumption of your SoC within a compact area.
- RTC – A real-time clock for applications that need to maintain a time base counter.
- TRNG – Security needs to be implemented from the beginning. The True Random Number Generator is the fundamental security element to integrate in a device and provide the essential foundations of security from the start.
- CoreLink GFC-100 – A generic flash Controller IP enabling process portability. It is also is in line with the AMBA Generic Flash Bus Protocol Specification.
The Arm Corstone-101 foundation IP is a crucial toolkit for your next Arm Cortex-M based design, offering both software and hardware components. It offers the essential core elements needed in your next SoC design.
It helps to build reliable designs from the very beginning, meaning that SoC designers can now focus on differentiating their SoC designs, rather than the basic building blocks of system IP. It also gives you the flexibility to incorporate different non-volatile memory types and processes.
About CoreLink GFC-100
The main differentiator between Corstone-100 foundation IP and Corstone-101 foundation IP is the new Arm CoreLink GFC-100 Generic Flash Controller, offering easy migration from one foundry process technology to another. The CoreLink GFC-100 Generic Flash Controller contains the process-independent (or generic) part of a Flash Controller and applies for any non-volatile memory. By using this, partners do not need to modify their flash controllers for different foundry and process variants.
CoreLink GFC-100 is demonstrated as the Generic part along the GFB interface in the figure below.
Partners can now concentrate on designing only the process-specific part of flash controller, thus focus on innovating their designs and differentiating their products. Partners also get the full flexibility to create their ‘process-dependent’ or ‘process-specific’ designs for a given foundry. Additionally, save time to get your products out to market and make them compliant to AMBA GFB!
Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.Arm training courses Open a support case
|Answered||Where do I find presentations and photos from SC'18?||1 votes||774 views||0 replies||Started 4 months ago by John Linford||Answer this|
|Suggested answer||Startup file uvision v5.26||0 votes||38 views||1 replies||Latest 11 hours ago by Vienna||Answer this|
|Not answered||Event Recorder with STM32F0||0 votes||24 views||0 replies||Started 14 hours ago by NSharp||Answer this|
|Suggested answer||ARM NN with ONNX Parser||0 votes||113 views||2 replies||Latest 16 hours ago by Anto85||Answer this|
|Suggested answer||A question aboout Monitor Vector Base Address Register(MVBAR)||0 votes||139 views||6 replies||Latest 20 hours ago by scribnote5||Answer this|
|Suggested answer||A13 Gstream GPU Usage||0 votes||37 views||1 replies||Latest 20 hours ago by Peter Harris||Answer this|
|Answered||Where do I find presentations and photos from SC'18? Started 4 months ago by John Linford||0 replies 774 views|
|Suggested answer||Startup file uvision v5.26 Latest 11 hours ago by Vienna||1 replies 38 views|
|Not answered||Event Recorder with STM32F0 Started 14 hours ago by NSharp||0 replies 24 views|
|Suggested answer||ARM NN with ONNX Parser Latest 16 hours ago by Anto85||2 replies 113 views|
|Suggested answer||A question aboout Monitor Vector Base Address Register(MVBAR) Latest 20 hours ago by scribnote5||6 replies 139 views|
|Suggested answer||A13 Gstream GPU Usage Latest 20 hours ago by Peter Harris||1 replies 37 views|